GitHub-Mirror/Star64_linux
2
0
Fork 0
mirror of https://github.com/Fishwaldo/Star64_linux.git synced 2025-06-20 21:51:05 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

Revert "ARM: sti: Implement dummy L2 cache's write_sec"

Browse source 
This reverts commit 7b8e0188fa.

Initially, STiH410-B2260 was supposed to be secured, that's why
l2c_write_sec was stubbed to avoid secure register access from
non secure world.

But by default, STiH410-B2260 is running in non secure mode,
so L2 cache register accesses are authorized, l2c_write_sec stub
is not needed.

With this patch, L2 cache is configured and performance are enhanced.

Link: https://lore.kernel.org/r/20200618172456.29475-1-patrice.chotard@st.com
Signed-off-by: Patrice Chotard <patrice.chotard@st.com>
Cc: Alain Volmat <alain.volmat@st.com>
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
This commit is contained in:
Patrice Chotard 2020-06-18 19:24:56 +02:00 • committed by Arnd Bergmann
parent 4c9f47ce57
commit 0f77ce26eb
1 changed files with 0 additions and 9 deletions
Download patch file Download diff file Expand all files Collapse all files

9
arch/arm/mach-sti/board-dt.c
View file

@ -20,14 +20,6 @@ static const char *const stih41x_dt_match[] __initconst = {
NULL NULL
}; };
static void sti_l2_write_sec(unsigned long val, unsigned reg)
{
/*
* We can't write to secure registers as we are in non-secure
* mode, until we have some SMI service available.
*/
}
DT_MACHINE_START(STM, "STi SoC with Flattened Device Tree") DT_MACHINE_START(STM, "STi SoC with Flattened Device Tree")
.dt_compat = stih41x_dt_match, .dt_compat = stih41x_dt_match,
.l2c_aux_val = L2C_AUX_CTRL_SHARED_OVERRIDE | .l2c_aux_val = L2C_AUX_CTRL_SHARED_OVERRIDE |
@ -36,5 +28,4 @@ DT_MACHINE_START(STM, "STi SoC with Flattened Device Tree")
L2C_AUX_CTRL_WAY_SIZE(4), L2C_AUX_CTRL_WAY_SIZE(4),
.l2c_aux_mask = 0xc0000fff, .l2c_aux_mask = 0xc0000fff,
.smp = smp_ops(sti_smp_ops), .smp = smp_ops(sti_smp_ops),
.l2c_write_sec = sti_l2_write_sec,
MACHINE_END MACHINE_END