mirror of
https://github.com/Fishwaldo/Star64_linux.git
synced 2025-03-17 20:54:10 +00:00
usb: dwc3: improve the config dependency of USB_DWC3_XILINX
A request to Manish Narani (see Link) asked for clarification of the reference to the config ARCH_VERSAL in the support of Xilinx SoCs with DesignWare Core USB3 IP. As there is no response, clean up the reference to the non-existing config symbol. While at it, follow up on Felipe Balbi's request to add the alternative COMPILE_TEST dependency. Link: https://lore.kernel.org/all/CAKXUXMwgWfX8+OvY0aCwRNukencwJERAZzU7p4eOLXQ2zv6rAg@mail.gmail.com/ Signed-off-by: Lukas Bulwahn <lukas.bulwahn@gmail.com> Acked-by: Thinh Nguyen <Thinh.Nguyen@synopsys.com> Link: https://lore.kernel.org/r/20221116110444.8340-1-lukas.bulwahn@gmail.com Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
This commit is contained in:
parent
ffbe2feac5
commit
3205054dc6
1 changed files with 2 additions and 2 deletions
|
@ -152,11 +152,11 @@ config USB_DWC3_IMX8MP
|
|||
|
||||
config USB_DWC3_XILINX
|
||||
tristate "Xilinx Platforms"
|
||||
depends on (ARCH_ZYNQMP || ARCH_VERSAL) && OF
|
||||
depends on (ARCH_ZYNQMP || COMPILE_TEST) && OF
|
||||
default USB_DWC3
|
||||
help
|
||||
Support Xilinx SoCs with DesignWare Core USB3 IP.
|
||||
This driver handles both ZynqMP and Versal SoC operations.
|
||||
This driver handles ZynqMP SoC operations.
|
||||
Say 'Y' or 'M' if you have one such device.
|
||||
|
||||
config USB_DWC3_AM62
|
||||
|
|
Loading…
Add table
Reference in a new issue