mirror of
https://github.com/Fishwaldo/Star64_linux.git
synced 2025-07-23 07:12:09 +00:00
Changes to existing drivers:
- Repair platform device collision; da9052, wm8994-core
- Regmap configuration amendments; tps65218
- Fix runtime PM deadlock; rtsx_usb
- Remove unused/superfluous code; db8500-prcmu, omap-usb-host
- Enable watchdog timer; lpc_sch
- Add start/stop RX URBs helpers; dln2
- Remove platform device (DT only); max77686, max77802
- Support suspend and resume; dln2
- Add Device Tree support; da9063
- Supply extra error checking; intel_soc_pmic
- Constify all the things; 88pm860x, hi6421-pmic, intel_soc_pmic,
max77686, lm3533, retu, pcf50633,
davinci_voicecodec, smsc-ece1099,
tps65218, mc13xxx, tps65217, twl-core,
twl6040
New drivers/supported devices:
- Supply new driver for Richtek RT5033
- Supply new driver for DA9150 Charger and FuelGauge
- Supply new driver for Qualcomm Resource Power Manager (RPM)
- Add support for the ir-clk into sun6i-prcm
- Add support for FuelGauge into axp20x
-----BEGIN PGP SIGNATURE-----
Version: GnuPG v1
iQIcBAABAgAGBQJU4yfwAAoJEFGvii+H/HdhhLQP/iWReuVzIp6bs7MIOWYAI5XZ
hYGWD4rj/3jR9uAMOPj/h7ZmiMt7pYR2jzzOLIM9lyaAUJ1KkIHhBvimthu0NiMa
5zE/m8V86FUkuZpBQgXMFYxU69q6Q4Smd9aM6nx3tJpcv7VV2ROotUU+h0Zc+hfa
2SJhnCLL9joewv6kflELJT7X/WnOnHXwBdo/co79QlQ/Zw4Ry29TTFTWDCKPtY21
XFmArDNm2OCDu0wffR/rI23DJRqWh3/TSVruFk6AsspdPthjOwxbu7n1od0izkn2
Ulwte4daLJXsGzlHMVT52xTKiPU+KL5RhlzZSC2BEMhzbQLZQF51zrlWAHIXFRyU
C6FhIug2CHb/Gv1fBdbxWR9FM2csRTsYam5xBRoy/OnmvdjysAa/KryFg5JwCoAz
Y8SXT6CZbZwkFVMY+X+jMBcEHRBqo9Wd8S9dPTCfVnYamg27SGMikmZ+4tWMhLFF
r28itoWMVHVByO9LzJxJVxL3qjHDxqxwZH6l4zO5DFxOJMG9tuY79IbXorUO/maL
ld6NamfCon8f0m/UlnmImwE1VyIjFJMHHVqJyrSnML4nKFYHrbtxZS0KMtKV6OJg
zmB/7EmPeltNLrB+OY7lVOyZVod6IM4+mOF/WjIlo7VvC9MAv5kZyjShiZ29JOvD
wvmnB1bwe98vTjeHKDl7
=9a/l
-----END PGP SIGNATURE-----
Merge tag 'mfd-for-linus-3.20' of git://git.kernel.org/pub/scm/linux/kernel/git/lee/mfd
Pull MFD updates from Lee Jones:
"Changes to existing drivers:
- fixr platform device collision; da9052, wm8994-core
- regmap configuration amendments; tps65218
- fix runtime PM deadlock; rtsx_usb
- remove unused/superfluous code; db8500-prcmu, omap-usb-host
- enable watchdog timer; lpc_sch
- add start/stop RX URBs helpers; dln2
- remove platform device (DT only); max77686, max77802
- support suspend and resume; dln2
- add Device Tree support; da9063
- extra error checking; intel_soc_pmic
- const'ify all the things; 88pm860x, hi6421-pmic, intel_soc_pmic,
max77686, lm3533, retu, pcf50633,
davinci_voicecodec, smsc-ece1099,
tps65218, mc13xxx, tps65217, twl-core,
twl6040
New drivers/supported devices:
- new driver for Richtek RT5033
- new driver for DA9150 Charger and FuelGauge
- new driver for Qualcomm Resource Power Manager (RPM)
- add support for the ir-clk into sun6i-prcm
- add support for FuelGauge into axp20x"
* tag 'mfd-for-linus-3.20' of git://git.kernel.org/pub/scm/linux/kernel/git/lee/mfd: (32 commits)
mfd: intel_soc_pmic: Add missing error check for devm_kzalloc
mfd: rtsx_usb: Defer autosuspend while card exists
mfd: devicetree: Add bindings for DA9063
mfd: da9063: Add device tree support
regulator: qcom-rpm: Add missing state flag in call to RPM
mfd: qcom-rpm: Driver for the Qualcomm RPM
mfd: devicetree: bindings: Add Qualcomm RPM DT binding
mfd: max77686/802: Remove support for board files
mfd: omap-usb-host: Remove some unused functions
mfd: twl6040: Constify struct regmap_config and reg_default array
mfd: twl-core: Constify struct regmap_config and reg_default array
mfd: tps65217: Constify struct regmap_config
mfd: mc13xxx: i2c/spi: Constify struct regmap_config
mfd: tps65218: Constify struct regmap_config
mfd: smsc-ece1099: Constify struct regmap_config
mfd: davinci_voicecodec: Constify struct regmap_config
mfd: pcf50633: Constify struct regmap_config
mfd: retu: Constify struct regmap_config
mfd: lm3533: Constify struct regmap_config
mfd: max77686: Constify struct regmap_config
...
This commit is contained in:
Linus Torvalds
commit
5c2770079f
44 changed files with 3229 additions and 109 deletions
|
|
@ -124,10 +124,27 @@ enum {
|
|||
#define AXP288_PMIC_ADC_H 0x56
|
||||
#define AXP288_PMIC_ADC_L 0x57
|
||||
#define AXP288_ADC_TS_PIN_CTRL 0x84
|
||||
|
||||
#define AXP288_PMIC_ADC_EN 0x84
|
||||
#define AXP288_FG_TUNE5 0xed
|
||||
|
||||
/* Fuel Gauge */
|
||||
#define AXP288_FG_RDC1_REG 0xba
|
||||
#define AXP288_FG_RDC0_REG 0xbb
|
||||
#define AXP288_FG_OCVH_REG 0xbc
|
||||
#define AXP288_FG_OCVL_REG 0xbd
|
||||
#define AXP288_FG_OCV_CURVE_REG 0xc0
|
||||
#define AXP288_FG_DES_CAP1_REG 0xe0
|
||||
#define AXP288_FG_DES_CAP0_REG 0xe1
|
||||
#define AXP288_FG_CC_MTR1_REG 0xe2
|
||||
#define AXP288_FG_CC_MTR0_REG 0xe3
|
||||
#define AXP288_FG_OCV_CAP_REG 0xe4
|
||||
#define AXP288_FG_CC_CAP_REG 0xe5
|
||||
#define AXP288_FG_LOW_CAP_REG 0xe6
|
||||
#define AXP288_FG_TUNE0 0xe8
|
||||
#define AXP288_FG_TUNE1 0xe9
|
||||
#define AXP288_FG_TUNE2 0xea
|
||||
#define AXP288_FG_TUNE3 0xeb
|
||||
#define AXP288_FG_TUNE4 0xec
|
||||
#define AXP288_FG_TUNE5 0xed
|
||||
|
||||
/* Regulators IDs */
|
||||
enum {
|
||||
|
|
@ -236,4 +253,26 @@ struct axp20x_dev {
|
|||
const struct regmap_irq_chip *regmap_irq_chip;
|
||||
};
|
||||
|
||||
#define BATTID_LEN 64
|
||||
#define OCV_CURVE_SIZE 32
|
||||
#define MAX_THERM_CURVE_SIZE 25
|
||||
#define PD_DEF_MIN_TEMP 0
|
||||
#define PD_DEF_MAX_TEMP 55
|
||||
|
||||
struct axp20x_fg_pdata {
|
||||
char battid[BATTID_LEN + 1];
|
||||
int design_cap;
|
||||
int min_volt;
|
||||
int max_volt;
|
||||
int max_temp;
|
||||
int min_temp;
|
||||
int cap1;
|
||||
int cap0;
|
||||
int rdc1;
|
||||
int rdc0;
|
||||
int ocv_curve[OCV_CURVE_SIZE];
|
||||
int tcsz;
|
||||
int thermistor_curve[MAX_THERM_CURVE_SIZE][2];
|
||||
};
|
||||
|
||||
#endif /* __LINUX_MFD_AXP20X_H */
|
||||
|
|
|
|||
|
|
@ -36,6 +36,7 @@ enum da9063_models {
|
|||
enum da9063_variant_codes {
|
||||
PMIC_DA9063_AD = 0x3,
|
||||
PMIC_DA9063_BB = 0x5,
|
||||
PMIC_DA9063_CA = 0x6,
|
||||
};
|
||||
|
||||
/* Interrupts */
|
||||
|
|
|
|||
68
include/linux/mfd/da9150/core.h
Normal file
68
include/linux/mfd/da9150/core.h
Normal file
|
|
@ -0,0 +1,68 @@
|
|||
/*
|
||||
* DA9150 MFD Driver - Core Data
|
||||
*
|
||||
* Copyright (c) 2014 Dialog Semiconductor
|
||||
*
|
||||
* Author: Adam Thomson <Adam.Thomson.Opensource@diasemi.com>
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify it
|
||||
* under the terms of the GNU General Public License as published by the
|
||||
* Free Software Foundation; either version 2 of the License, or (at your
|
||||
* option) any later version.
|
||||
*/
|
||||
|
||||
#ifndef __DA9150_CORE_H
|
||||
#define __DA9150_CORE_H
|
||||
|
||||
#include <linux/device.h>
|
||||
#include <linux/interrupt.h>
|
||||
#include <linux/regmap.h>
|
||||
|
||||
/* I2C address paging */
|
||||
#define DA9150_REG_PAGE_SHIFT 8
|
||||
#define DA9150_REG_PAGE_MASK 0xFF
|
||||
|
||||
/* IRQs */
|
||||
#define DA9150_NUM_IRQ_REGS 4
|
||||
#define DA9150_IRQ_VBUS 0
|
||||
#define DA9150_IRQ_CHG 1
|
||||
#define DA9150_IRQ_TCLASS 2
|
||||
#define DA9150_IRQ_TJUNC 3
|
||||
#define DA9150_IRQ_VFAULT 4
|
||||
#define DA9150_IRQ_CONF 5
|
||||
#define DA9150_IRQ_DAT 6
|
||||
#define DA9150_IRQ_DTYPE 7
|
||||
#define DA9150_IRQ_ID 8
|
||||
#define DA9150_IRQ_ADP 9
|
||||
#define DA9150_IRQ_SESS_END 10
|
||||
#define DA9150_IRQ_SESS_VLD 11
|
||||
#define DA9150_IRQ_FG 12
|
||||
#define DA9150_IRQ_GP 13
|
||||
#define DA9150_IRQ_TBAT 14
|
||||
#define DA9150_IRQ_GPIOA 15
|
||||
#define DA9150_IRQ_GPIOB 16
|
||||
#define DA9150_IRQ_GPIOC 17
|
||||
#define DA9150_IRQ_GPIOD 18
|
||||
#define DA9150_IRQ_GPADC 19
|
||||
#define DA9150_IRQ_WKUP 20
|
||||
|
||||
struct da9150_pdata {
|
||||
int irq_base;
|
||||
};
|
||||
|
||||
struct da9150 {
|
||||
struct device *dev;
|
||||
struct regmap *regmap;
|
||||
struct regmap_irq_chip_data *regmap_irq_data;
|
||||
int irq;
|
||||
int irq_base;
|
||||
};
|
||||
|
||||
/* Device I/O */
|
||||
u8 da9150_reg_read(struct da9150 *da9150, u16 reg);
|
||||
void da9150_reg_write(struct da9150 *da9150, u16 reg, u8 val);
|
||||
void da9150_set_bits(struct da9150 *da9150, u16 reg, u8 mask, u8 val);
|
||||
|
||||
void da9150_bulk_read(struct da9150 *da9150, u16 reg, int count, u8 *buf);
|
||||
void da9150_bulk_write(struct da9150 *da9150, u16 reg, int count, const u8 *buf);
|
||||
#endif /* __DA9150_CORE_H */
|
||||
1155
include/linux/mfd/da9150/registers.h
Normal file
1155
include/linux/mfd/da9150/registers.h
Normal file
File diff suppressed because it is too large
Load diff
|
|
@ -447,7 +447,6 @@ struct max77686_dev {
|
|||
struct regmap_irq_chip_data *rtc_irq_data;
|
||||
|
||||
int irq;
|
||||
bool wakeup;
|
||||
struct mutex irqlock;
|
||||
int irq_masks_cur[MAX77686_IRQ_GROUP_NR];
|
||||
int irq_masks_cache[MAX77686_IRQ_GROUP_NR];
|
||||
|
|
|
|||
|
|
@ -119,12 +119,6 @@ enum max77802_regulators {
|
|||
MAX77802_REG_MAX,
|
||||
};
|
||||
|
||||
struct max77686_regulator_data {
|
||||
int id;
|
||||
struct regulator_init_data *initdata;
|
||||
struct device_node *of_node;
|
||||
};
|
||||
|
||||
enum max77686_opmode {
|
||||
MAX77686_OPMODE_NORMAL,
|
||||
MAX77686_OPMODE_LP,
|
||||
|
|
@ -136,26 +130,4 @@ struct max77686_opmode_data {
|
|||
int mode;
|
||||
};
|
||||
|
||||
struct max77686_platform_data {
|
||||
int ono;
|
||||
int wakeup;
|
||||
|
||||
/* ---- PMIC ---- */
|
||||
struct max77686_regulator_data *regulators;
|
||||
int num_regulators;
|
||||
|
||||
struct max77686_opmode_data *opmode_data;
|
||||
|
||||
/*
|
||||
* GPIO-DVS feature is not enabled with the current version of
|
||||
* MAX77686 driver. Buck2/3/4_voltages[0] is used as the default
|
||||
* voltage at probe. DVS/SELB gpios are set as OUTPUT-LOW.
|
||||
*/
|
||||
int buck234_gpio_dvs[3]; /* GPIO of [0]DVS1, [1]DVS2, [2]DVS3 */
|
||||
int buck234_gpio_selb[3]; /* [0]SELB2, [1]SELB3, [2]SELB4 */
|
||||
unsigned int buck2_voltage[8]; /* buckx_voltage in uV */
|
||||
unsigned int buck3_voltage[8];
|
||||
unsigned int buck4_voltage[8];
|
||||
};
|
||||
|
||||
#endif /* __LINUX_MFD_MAX77686_H */
|
||||
|
|
|
|||
13
include/linux/mfd/qcom_rpm.h
Normal file
13
include/linux/mfd/qcom_rpm.h
Normal file
|
|
@ -0,0 +1,13 @@
|
|||
#ifndef __QCOM_RPM_H__
|
||||
#define __QCOM_RPM_H__
|
||||
|
||||
#include <linux/types.h>
|
||||
|
||||
struct qcom_rpm;
|
||||
|
||||
#define QCOM_RPM_ACTIVE_STATE 0
|
||||
#define QCOM_RPM_SLEEP_STATE 1
|
||||
|
||||
int qcom_rpm_write(struct qcom_rpm *rpm, int state, int resource, u32 *buf, size_t count);
|
||||
|
||||
#endif
|
||||
260
include/linux/mfd/rt5033-private.h
Normal file
260
include/linux/mfd/rt5033-private.h
Normal file
|
|
@ -0,0 +1,260 @@
|
|||
/*
|
||||
* MFD core driver for Richtek RT5033
|
||||
*
|
||||
* Copyright (C) 2014 Samsung Electronics, Co., Ltd.
|
||||
* Author: Beomho Seo <beomho.seo@samsung.com>
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License version 2 as
|
||||
* published bythe Free Software Foundation.
|
||||
*/
|
||||
|
||||
#ifndef __RT5033_PRIVATE_H__
|
||||
#define __RT5033_PRIVATE_H__
|
||||
|
||||
enum rt5033_reg {
|
||||
RT5033_REG_CHG_STAT = 0x00,
|
||||
RT5033_REG_CHG_CTRL1 = 0x01,
|
||||
RT5033_REG_CHG_CTRL2 = 0x02,
|
||||
RT5033_REG_DEVICE_ID = 0x03,
|
||||
RT5033_REG_CHG_CTRL3 = 0x04,
|
||||
RT5033_REG_CHG_CTRL4 = 0x05,
|
||||
RT5033_REG_CHG_CTRL5 = 0x06,
|
||||
RT5033_REG_RT_CTRL0 = 0x07,
|
||||
RT5033_REG_CHG_RESET = 0x08,
|
||||
/* Reserved 0x09~0x18 */
|
||||
RT5033_REG_RT_CTRL1 = 0x19,
|
||||
/* Reserved 0x1A~0x20 */
|
||||
RT5033_REG_FLED_FUNCTION1 = 0x21,
|
||||
RT5033_REG_FLED_FUNCTION2 = 0x22,
|
||||
RT5033_REG_FLED_STROBE_CTRL1 = 0x23,
|
||||
RT5033_REG_FLED_STROBE_CTRL2 = 0x24,
|
||||
RT5033_REG_FLED_CTRL1 = 0x25,
|
||||
RT5033_REG_FLED_CTRL2 = 0x26,
|
||||
RT5033_REG_FLED_CTRL3 = 0x27,
|
||||
RT5033_REG_FLED_CTRL4 = 0x28,
|
||||
RT5033_REG_FLED_CTRL5 = 0x29,
|
||||
/* Reserved 0x2A~0x40 */
|
||||
RT5033_REG_CTRL = 0x41,
|
||||
RT5033_REG_BUCK_CTRL = 0x42,
|
||||
RT5033_REG_LDO_CTRL = 0x43,
|
||||
/* Reserved 0x44~0x46 */
|
||||
RT5033_REG_MANUAL_RESET_CTRL = 0x47,
|
||||
/* Reserved 0x48~0x5F */
|
||||
RT5033_REG_CHG_IRQ1 = 0x60,
|
||||
RT5033_REG_CHG_IRQ2 = 0x61,
|
||||
RT5033_REG_CHG_IRQ3 = 0x62,
|
||||
RT5033_REG_CHG_IRQ1_CTRL = 0x63,
|
||||
RT5033_REG_CHG_IRQ2_CTRL = 0x64,
|
||||
RT5033_REG_CHG_IRQ3_CTRL = 0x65,
|
||||
RT5033_REG_LED_IRQ_STAT = 0x66,
|
||||
RT5033_REG_LED_IRQ_CTRL = 0x67,
|
||||
RT5033_REG_PMIC_IRQ_STAT = 0x68,
|
||||
RT5033_REG_PMIC_IRQ_CTRL = 0x69,
|
||||
RT5033_REG_SHDN_CTRL = 0x6A,
|
||||
RT5033_REG_OFF_EVENT = 0x6B,
|
||||
|
||||
RT5033_REG_END,
|
||||
};
|
||||
|
||||
/* RT5033 Charger state register */
|
||||
#define RT5033_CHG_STAT_MASK 0x20
|
||||
#define RT5033_CHG_STAT_DISCHARGING 0x00
|
||||
#define RT5033_CHG_STAT_FULL 0x10
|
||||
#define RT5033_CHG_STAT_CHARGING 0x20
|
||||
#define RT5033_CHG_STAT_NOT_CHARGING 0x30
|
||||
#define RT5033_CHG_STAT_TYPE_MASK 0x60
|
||||
#define RT5033_CHG_STAT_TYPE_PRE 0x20
|
||||
#define RT5033_CHG_STAT_TYPE_FAST 0x60
|
||||
|
||||
/* RT5033 CHGCTRL1 register */
|
||||
#define RT5033_CHGCTRL1_IAICR_MASK 0xe0
|
||||
#define RT5033_CHGCTRL1_MODE_MASK 0x01
|
||||
|
||||
/* RT5033 CHGCTRL2 register */
|
||||
#define RT5033_CHGCTRL2_CV_MASK 0xfc
|
||||
|
||||
/* RT5033 CHGCTRL3 register */
|
||||
#define RT5033_CHGCTRL3_CFO_EN_MASK 0x40
|
||||
#define RT5033_CHGCTRL3_TIMER_MASK 0x38
|
||||
#define RT5033_CHGCTRL3_TIMER_EN_MASK 0x01
|
||||
|
||||
/* RT5033 CHGCTRL4 register */
|
||||
#define RT5033_CHGCTRL4_EOC_MASK 0x07
|
||||
#define RT5033_CHGCTRL4_IPREC_MASK 0x18
|
||||
|
||||
/* RT5033 CHGCTRL5 register */
|
||||
#define RT5033_CHGCTRL5_VPREC_MASK 0x0f
|
||||
#define RT5033_CHGCTRL5_ICHG_MASK 0xf0
|
||||
#define RT5033_CHGCTRL5_ICHG_SHIFT 0x04
|
||||
#define RT5033_CHG_MAX_CURRENT 0x0d
|
||||
|
||||
/* RT5033 RT CTRL1 register */
|
||||
#define RT5033_RT_CTRL1_UUG_MASK 0x02
|
||||
#define RT5033_RT_HZ_MASK 0x01
|
||||
|
||||
/* RT5033 control register */
|
||||
#define RT5033_CTRL_FCCM_BUCK_MASK 0x00
|
||||
#define RT5033_CTRL_BUCKOMS_MASK 0x01
|
||||
#define RT5033_CTRL_LDOOMS_MASK 0x02
|
||||
#define RT5033_CTRL_SLDOOMS_MASK 0x03
|
||||
#define RT5033_CTRL_EN_BUCK_MASK 0x04
|
||||
#define RT5033_CTRL_EN_LDO_MASK 0x05
|
||||
#define RT5033_CTRL_EN_SAFE_LDO_MASK 0x06
|
||||
#define RT5033_CTRL_LDO_SLEEP_MASK 0x07
|
||||
|
||||
/* RT5033 BUCK control register */
|
||||
#define RT5033_BUCK_CTRL_MASK 0x1f
|
||||
|
||||
/* RT5033 LDO control register */
|
||||
#define RT5033_LDO_CTRL_MASK 0x1f
|
||||
|
||||
/* RT5033 charger property - model, manufacturer */
|
||||
|
||||
#define RT5033_CHARGER_MODEL "RT5033WSC Charger"
|
||||
#define RT5033_MANUFACTURER "Richtek Technology Corporation"
|
||||
|
||||
/*
|
||||
* RT5033 charger fast-charge current lmits (as in CHGCTRL1 register),
|
||||
* AICR mode limits the input current for example,
|
||||
* the AIRC 100 mode limits the input current to 100 mA.
|
||||
*/
|
||||
#define RT5033_AICR_100_MODE 0x20
|
||||
#define RT5033_AICR_500_MODE 0x40
|
||||
#define RT5033_AICR_700_MODE 0x60
|
||||
#define RT5033_AICR_900_MODE 0x80
|
||||
#define RT5033_AICR_1500_MODE 0xc0
|
||||
#define RT5033_AICR_2000_MODE 0xe0
|
||||
#define RT5033_AICR_MODE_MASK 0xe0
|
||||
|
||||
/* RT5033 use internal timer need to set time */
|
||||
#define RT5033_FAST_CHARGE_TIMER4 0x00
|
||||
#define RT5033_FAST_CHARGE_TIMER6 0x01
|
||||
#define RT5033_FAST_CHARGE_TIMER8 0x02
|
||||
#define RT5033_FAST_CHARGE_TIMER9 0x03
|
||||
#define RT5033_FAST_CHARGE_TIMER12 0x04
|
||||
#define RT5033_FAST_CHARGE_TIMER14 0x05
|
||||
#define RT5033_FAST_CHARGE_TIMER16 0x06
|
||||
|
||||
#define RT5033_INT_TIMER_ENABLE 0x01
|
||||
|
||||
/* RT5033 charger termination enable mask */
|
||||
#define RT5033_TE_ENABLE_MASK 0x08
|
||||
|
||||
/*
|
||||
* RT5033 charger opa mode. RT50300 have two opa mode charger mode
|
||||
* and boost mode for OTG
|
||||
*/
|
||||
|
||||
#define RT5033_CHARGER_MODE 0x00
|
||||
#define RT5033_BOOST_MODE 0x01
|
||||
|
||||
/* RT5033 charger termination enable */
|
||||
#define RT5033_TE_ENABLE 0x08
|
||||
|
||||
/* RT5033 charger CFO enable */
|
||||
#define RT5033_CFO_ENABLE 0x40
|
||||
|
||||
/* RT5033 charger constant charge voltage (as in CHGCTRL2 register), uV */
|
||||
#define RT5033_CHARGER_CONST_VOLTAGE_LIMIT_MIN 3650000U
|
||||
#define RT5033_CHARGER_CONST_VOLTAGE_STEP_NUM 25000U
|
||||
#define RT5033_CHARGER_CONST_VOLTAGE_LIMIT_MAX 4400000U
|
||||
|
||||
/* RT5033 charger pre-charge current limits (as in CHGCTRL4 register), uA */
|
||||
#define RT5033_CHARGER_PRE_CURRENT_LIMIT_MIN 350000U
|
||||
#define RT5033_CHARGER_PRE_CURRENT_STEP_NUM 100000U
|
||||
#define RT5033_CHARGER_PRE_CURRENT_LIMIT_MAX 650000U
|
||||
|
||||
/* RT5033 charger fast-charge current (as in CHGCTRL5 register), uA */
|
||||
#define RT5033_CHARGER_FAST_CURRENT_MIN 700000U
|
||||
#define RT5033_CHARGER_FAST_CURRENT_STEP_NUM 100000U
|
||||
#define RT5033_CHARGER_FAST_CURRENT_MAX 2000000U
|
||||
|
||||
/*
|
||||
* RT5033 charger const-charge end of charger current (
|
||||
* as in CHGCTRL4 register), uA
|
||||
*/
|
||||
#define RT5033_CHARGER_EOC_MIN 150000U
|
||||
#define RT5033_CHARGER_EOC_REF 300000U
|
||||
#define RT5033_CHARGER_EOC_STEP_NUM1 50000U
|
||||
#define RT5033_CHARGER_EOC_STEP_NUM2 100000U
|
||||
#define RT5033_CHARGER_EOC_MAX 600000U
|
||||
|
||||
/*
|
||||
* RT5033 charger pre-charge threshold volt limits
|
||||
* (as in CHGCTRL5 register), uV
|
||||
*/
|
||||
|
||||
#define RT5033_CHARGER_PRE_THRESHOLD_LIMIT_MIN 2300000U
|
||||
#define RT5033_CHARGER_PRE_THRESHOLD_STEP_NUM 100000U
|
||||
#define RT5033_CHARGER_PRE_THRESHOLD_LIMIT_MAX 3800000U
|
||||
|
||||
/*
|
||||
* RT5033 charger enable UUG, If UUG enable MOS auto control by H/W charger
|
||||
* circuit.
|
||||
*/
|
||||
#define RT5033_CHARGER_UUG_ENABLE 0x02
|
||||
|
||||
/* RT5033 charger High impedance mode */
|
||||
#define RT5033_CHARGER_HZ_DISABLE 0x00
|
||||
#define RT5033_CHARGER_HZ_ENABLE 0x01
|
||||
|
||||
/* RT5033 regulator BUCK output voltage uV */
|
||||
#define RT5033_REGULATOR_BUCK_VOLTAGE_MIN 1000000U
|
||||
#define RT5033_REGULATOR_BUCK_VOLTAGE_MAX 3000000U
|
||||
#define RT5033_REGULATOR_BUCK_VOLTAGE_STEP 100000U
|
||||
#define RT5033_REGULATOR_BUCK_VOLTAGE_STEP_NUM 32
|
||||
|
||||
/* RT5033 regulator LDO output voltage uV */
|
||||
#define RT5033_REGULATOR_LDO_VOLTAGE_MIN 1200000U
|
||||
#define RT5033_REGULATOR_LDO_VOLTAGE_MAX 3000000U
|
||||
#define RT5033_REGULATOR_LDO_VOLTAGE_STEP 100000U
|
||||
#define RT5033_REGULATOR_LDO_VOLTAGE_STEP_NUM 32
|
||||
|
||||
/* RT5033 regulator SAFE LDO output voltage uV */
|
||||
#define RT5033_REGULATOR_SAFE_LDO_VOLTAGE 4900000U
|
||||
|
||||
enum rt5033_fuel_reg {
|
||||
RT5033_FUEL_REG_OCV_H = 0x00,
|
||||
RT5033_FUEL_REG_OCV_L = 0x01,
|
||||
RT5033_FUEL_REG_VBAT_H = 0x02,
|
||||
RT5033_FUEL_REG_VBAT_L = 0x03,
|
||||
RT5033_FUEL_REG_SOC_H = 0x04,
|
||||
RT5033_FUEL_REG_SOC_L = 0x05,
|
||||
RT5033_FUEL_REG_CTRL_H = 0x06,
|
||||
RT5033_FUEL_REG_CTRL_L = 0x07,
|
||||
RT5033_FUEL_REG_CRATE = 0x08,
|
||||
RT5033_FUEL_REG_DEVICE_ID = 0x09,
|
||||
RT5033_FUEL_REG_AVG_VOLT_H = 0x0A,
|
||||
RT5033_FUEL_REG_AVG_VOLT_L = 0x0B,
|
||||
RT5033_FUEL_REG_CONFIG_H = 0x0C,
|
||||
RT5033_FUEL_REG_CONFIG_L = 0x0D,
|
||||
/* Reserved 0x0E~0x0F */
|
||||
RT5033_FUEL_REG_IRQ_CTRL = 0x10,
|
||||
RT5033_FUEL_REG_IRQ_FLAG = 0x11,
|
||||
RT5033_FUEL_VMIN = 0x12,
|
||||
RT5033_FUEL_SMIN = 0x13,
|
||||
/* Reserved 0x14~0x1F */
|
||||
RT5033_FUEL_VGCOMP1 = 0x20,
|
||||
RT5033_FUEL_VGCOMP2 = 0x21,
|
||||
RT5033_FUEL_VGCOMP3 = 0x22,
|
||||
RT5033_FUEL_VGCOMP4 = 0x23,
|
||||
/* Reserved 0x24~0xFD */
|
||||
RT5033_FUEL_MFA_H = 0xFE,
|
||||
RT5033_FUEL_MFA_L = 0xFF,
|
||||
|
||||
RT5033_FUEL_REG_END,
|
||||
};
|
||||
|
||||
/* RT5033 fuel gauge battery present property */
|
||||
#define RT5033_FUEL_BAT_PRESENT 0x02
|
||||
|
||||
/* RT5033 PMIC interrupts */
|
||||
#define RT5033_PMIC_IRQ_BUCKOCP 2
|
||||
#define RT5033_PMIC_IRQ_BUCKLV 3
|
||||
#define RT5033_PMIC_IRQ_SAFELDOLV 4
|
||||
#define RT5033_PMIC_IRQ_LDOLV 5
|
||||
#define RT5033_PMIC_IRQ_OT 6
|
||||
#define RT5033_PMIC_IRQ_VDDA_UV 7
|
||||
|
||||
#endif /* __RT5033_PRIVATE_H__ */
|
||||
62
include/linux/mfd/rt5033.h
Normal file
62
include/linux/mfd/rt5033.h
Normal file
|
|
@ -0,0 +1,62 @@
|
|||
/*
|
||||
* MFD core driver for the RT5033
|
||||
*
|
||||
* Copyright (C) 2014 Samsung Electronics
|
||||
* Author: Beomho Seo <beomho.seo@samsung.com>
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License version 2 as
|
||||
* published bythe Free Software Foundation.
|
||||
*/
|
||||
|
||||
#ifndef __RT5033_H__
|
||||
#define __RT5033_H__
|
||||
|
||||
#include <linux/regulator/consumer.h>
|
||||
#include <linux/i2c.h>
|
||||
#include <linux/regmap.h>
|
||||
#include <linux/power_supply.h>
|
||||
|
||||
/* RT5033 regulator IDs */
|
||||
enum rt5033_regulators {
|
||||
RT5033_BUCK = 0,
|
||||
RT5033_LDO,
|
||||
RT5033_SAFE_LDO,
|
||||
|
||||
RT5033_REGULATOR_NUM,
|
||||
};
|
||||
|
||||
struct rt5033_dev {
|
||||
struct device *dev;
|
||||
|
||||
struct regmap *regmap;
|
||||
struct regmap_irq_chip_data *irq_data;
|
||||
int irq;
|
||||
bool wakeup;
|
||||
};
|
||||
|
||||
struct rt5033_battery {
|
||||
struct i2c_client *client;
|
||||
struct rt5033_dev *rt5033;
|
||||
struct regmap *regmap;
|
||||
struct power_supply psy;
|
||||
};
|
||||
|
||||
/* RT5033 charger platform data */
|
||||
struct rt5033_charger_data {
|
||||
unsigned int pre_uamp;
|
||||
unsigned int pre_uvolt;
|
||||
unsigned int const_uvolt;
|
||||
unsigned int eoc_uamp;
|
||||
unsigned int fast_uamp;
|
||||
};
|
||||
|
||||
struct rt5033_charger {
|
||||
struct device *dev;
|
||||
struct rt5033_dev *rt5033;
|
||||
struct power_supply psy;
|
||||
|
||||
struct rt5033_charger_data *chg;
|
||||
};
|
||||
|
||||
#endif /* __RT5033_H__ */
|
||||
Loading…
Add table
Add a link
Reference in a new issue