GitHub-Mirror/Star64_linux
2
0
Fork 0
mirror of https://github.com/Fishwaldo/Star64_linux.git synced 2025-03-17 20:54:10 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

drivers/dma: Fix VIC7100 dw-axi-dmac-platform driver addition

Browse source 
Descriptor management was simplified with commit:
https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/commit/?id=ef6fb2d6f1abd56cc067c694253ea362159b5ac3

Code added to dw-axi-dmac-platform driver due to VIC7100 Cache Coherency
issues needed follow those changes.

Signed-off-by: Michael Scott <mike@foundries.io>
This commit is contained in:
Michael Scott 2021-04-30 18:06:40 -07:00 • committed by Emil Renner Berthing
parent 09bc355ef1
commit 971173b9d1
1 changed files with 11 additions and 8 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

19
drivers/dma/dw-axi-dmac/dw-axi-dmac-platform.c
View file

@ -356,7 +356,6 @@ static void dw_axi_dma_set_byte_halfword(struct axi_dma_chan *chan, bool set)
static void axi_chan_block_xfer_start(struct axi_dma_chan *chan,
struct axi_dma_desc *first)
{
struct axi_dma_desc *desc;
u32 priority = chan->chip->dw->hdata->priority[chan->id];
u32 reg, irq_mask;
u8 lms = 0; /* Select AXI0 master for LLI fetching */
@ -406,19 +405,23 @@ static void axi_chan_block_xfer_start(struct axi_dma_chan *chan,
irq_mask |= DWAXIDMAC_IRQ_SUSPENDED;
axi_chan_irq_set(chan, irq_mask);
/*flush all the desc */
/* flush all the desc */
#ifdef CONFIG_SOC_STARFIVE_VIC7100
if(chan->chip->flag->need_flush) {
/*flush fisrt desc*/
starfive_flush_dcache(first->vd.tx.phys, sizeof(*first));
int count = atomic_read(&chan->descs_allocated);
int i;
list_for_each_entry(desc, &first->xfer_list, xfer_list) {
starfive_flush_dcache(desc->vd.tx.phys, sizeof(*desc));
for (i = 0; i < count; i++) {
starfive_flush_dcache(first->hw_desc[i].llp,
sizeof(*first->hw_desc[i].lli));
dev_dbg(chan->chip->dev,
"sar:%#llx dar:%#llx llp:%#llx ctl:0x%x:%08x\n",
desc->lli.sar, desc->lli.dar, desc->lli.llp,
desc->lli.ctl_hi, desc->lli.ctl_lo);
first->hw_desc[i].lli->sar,
first->hw_desc[i].lli->dar,
first->hw_desc[i].lli->llp,
first->hw_desc[i].lli->ctl_hi,
first->hw_desc[i].lli->ctl_lo);
}
}
#endif