GitHub-Mirror/Star64_linux
2
0
Fork 0
mirror of https://github.com/Fishwaldo/Star64_linux.git synced 2025-07-06 22:42:10 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

dt: tegra: remove non-existent clock IDs

Browse source 
The Tegra124 clock DT binding currently provides 3 clocks that don't
actually exist; 2 for NAND and one for UART5/UARTE. Delete these. While
this is technically an incompatible DT ABI change, nothing could have
used these clock IDs for anything practical, since the HW doesn't exist.

Cc: <stable@vger.kernel.org>
Signed-off-by: Stephen Warren <swarren@nvidia.com>
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
This commit is contained in:
Stephen Warren 2014-04-01 14:13:17 -06:00 • committed by Arnd Bergmann
parent 9ba7170570
commit 9ef1af9ea2
1 changed files with 3 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

6
include/dt-bindings/clock/tegra124-car.h
View file

@ -29,7 +29,7 @@
/* 10 (register bit affects spdif_in and spdif_out) */ /* 10 (register bit affects spdif_in and spdif_out) */
#define TEGRA124_CLK_I2S1 11 #define TEGRA124_CLK_I2S1 11
#define TEGRA124_CLK_I2C1 12 #define TEGRA124_CLK_I2C1 12
#define TEGRA124_CLK_NDFLASH 13 /* 13 */
#define TEGRA124_CLK_SDMMC1 14 #define TEGRA124_CLK_SDMMC1 14
#define TEGRA124_CLK_SDMMC4 15 #define TEGRA124_CLK_SDMMC4 15
/* 16 */ /* 16 */
@ -83,7 +83,7 @@
/* 64 */ /* 64 */
#define TEGRA124_CLK_UARTD 65 #define TEGRA124_CLK_UARTD 65
#define TEGRA124_CLK_UARTE 66 /* 66 */
#define TEGRA124_CLK_I2C3 67 #define TEGRA124_CLK_I2C3 67
#define TEGRA124_CLK_SBC4 68 #define TEGRA124_CLK_SBC4 68
#define TEGRA124_CLK_SDMMC3 69 #define TEGRA124_CLK_SDMMC3 69
@ -97,7 +97,7 @@
#define TEGRA124_CLK_TRACE 77 #define TEGRA124_CLK_TRACE 77
#define TEGRA124_CLK_SOC_THERM 78 #define TEGRA124_CLK_SOC_THERM 78
#define TEGRA124_CLK_DTV 79 #define TEGRA124_CLK_DTV 79
#define TEGRA124_CLK_NDSPEED 80 /* 80 */
#define TEGRA124_CLK_I2CSLOW 81 #define TEGRA124_CLK_I2CSLOW 81
#define TEGRA124_CLK_DSIB 82 #define TEGRA124_CLK_DSIB 82
#define TEGRA124_CLK_TSEC 83 #define TEGRA124_CLK_TSEC 83