mirror of
https://github.com/Fishwaldo/Star64_linux.git
synced 2025-07-09 16:12:21 +00:00
ASoC: Move WM8962 CLKREG_OVD earlier
When the clocking registers are not overriden some of the registers are not writable. Signed-off-by: Mark Brown <broonie@opensource.wolfsonmicro.com> Acked-by: Liam Girdwood <lrg@ti.com> Cc: stable@kernel.org
This commit is contained in:
parent
f6b864a907
commit
a115c72802
1 changed files with 4 additions and 4 deletions
|
@ -2927,10 +2927,6 @@ static int wm8962_set_bias_level(struct snd_soc_codec *codec,
|
||||||
WM8962_BIAS_ENA | 0x180);
|
WM8962_BIAS_ENA | 0x180);
|
||||||
|
|
||||||
msleep(5);
|
msleep(5);
|
||||||
|
|
||||||
snd_soc_update_bits(codec, WM8962_CLOCKING2,
|
|
||||||
WM8962_CLKREG_OVD,
|
|
||||||
WM8962_CLKREG_OVD);
|
|
||||||
}
|
}
|
||||||
|
|
||||||
/* VMID 2*250k */
|
/* VMID 2*250k */
|
||||||
|
@ -3868,6 +3864,10 @@ static int wm8962_probe(struct snd_soc_codec *codec)
|
||||||
*/
|
*/
|
||||||
snd_soc_update_bits(codec, WM8962_CLOCKING2, WM8962_SYSCLK_ENA, 0);
|
snd_soc_update_bits(codec, WM8962_CLOCKING2, WM8962_SYSCLK_ENA, 0);
|
||||||
|
|
||||||
|
/* Ensure we have soft control over all registers */
|
||||||
|
snd_soc_update_bits(codec, WM8962_CLOCKING2,
|
||||||
|
WM8962_CLKREG_OVD, WM8962_CLKREG_OVD);
|
||||||
|
|
||||||
regulator_bulk_disable(ARRAY_SIZE(wm8962->supplies), wm8962->supplies);
|
regulator_bulk_disable(ARRAY_SIZE(wm8962->supplies), wm8962->supplies);
|
||||||
|
|
||||||
if (pdata) {
|
if (pdata) {
|
||||||
|
|
Loading…
Add table
Add a link
Reference in a new issue