mirror of
https://github.com/Fishwaldo/Star64_linux.git
synced 2025-06-06 06:37:59 +00:00
crypto: hisilicon/hpre - Modify the Macro definition and format
1. Bit 1 to bit 5 are NFE, not CE. 2. Macro 'HPRE_VF_NUM' is defined in 'qm.h', so delete it here. 3. Delete multiple blank lines. 4. Adjust format alignment. Signed-off-by: Meng Yu <yumeng18@huawei.com> Reviewed-by: Zaibo Xu <xuzaibo@huawei.com> Reviewed-by: Longfang Liu <liulongfang@huawei.com> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
This commit is contained in:
parent
6bc937b0b9
commit
a14f6609b0
1 changed files with 5 additions and 7 deletions
|
@ -12,7 +12,6 @@
|
|||
#include <linux/topology.h>
|
||||
#include "hpre.h"
|
||||
|
||||
#define HPRE_VF_NUM 63
|
||||
#define HPRE_QUEUE_NUM_V2 1024
|
||||
#define HPRE_QM_ABNML_INT_MASK 0x100004
|
||||
#define HPRE_CTRL_CNT_CLR_CE_BIT BIT(0)
|
||||
|
@ -46,9 +45,9 @@
|
|||
#define HPRE_CORE_IS_SCHD_OFFSET 0x90
|
||||
|
||||
#define HPRE_RAS_CE_ENB 0x301410
|
||||
#define HPRE_HAC_RAS_CE_ENABLE 0x3f
|
||||
#define HPRE_HAC_RAS_CE_ENABLE 0x1
|
||||
#define HPRE_RAS_NFE_ENB 0x301414
|
||||
#define HPRE_HAC_RAS_NFE_ENABLE 0x3fffc0
|
||||
#define HPRE_HAC_RAS_NFE_ENABLE 0x3ffffe
|
||||
#define HPRE_RAS_FE_ENB 0x301418
|
||||
#define HPRE_HAC_RAS_FE_ENABLE 0
|
||||
|
||||
|
@ -372,7 +371,6 @@ static int hpre_current_qm_write(struct hpre_debugfs_file *file, u32 val)
|
|||
u32 num_vfs = qm->vfs_num;
|
||||
u32 vfq_num, tmp;
|
||||
|
||||
|
||||
if (val > num_vfs)
|
||||
return -EINVAL;
|
||||
|
||||
|
|
Loading…
Add table
Reference in a new issue