mirror of
https://github.com/Fishwaldo/Star64_linux.git
synced 2025-06-07 07:08:07 +00:00
msm: Support DEBUG_LL on MSM8660 and MSM8960
Add support for DEBUG_LL on the 8660 and 8960 development boards. While we're here cleanup the uncompress.h code a bit. Avoid the use of readl/writel as those are Linux specific APIs that aren't guaranteed to work in the decompressor. Cc: Nicolas Pitre <nico@fluxnic.net> Signed-off-by: Stephen Boyd <sboyd@codeaurora.org> Acked-by: Nicolas Pitre <nico@linaro.org> Signed-off-by: David Brown <davidb@codeaurora.org>
This commit is contained in:
parent
650e3f0d66
commit
a3d3ef9d4f
7 changed files with 95 additions and 11 deletions
|
@ -268,6 +268,22 @@ choice
|
||||||
Say Y here if you want the debug print routines to direct
|
Say Y here if you want the debug print routines to direct
|
||||||
their output to the third serial port on MSM devices.
|
their output to the third serial port on MSM devices.
|
||||||
|
|
||||||
|
config DEBUG_MSM8660_UART
|
||||||
|
bool "Kernel low-level debugging messages via MSM 8660 UART"
|
||||||
|
depends on ARCH_MSM8X60
|
||||||
|
select MSM_HAS_DEBUG_UART_HS
|
||||||
|
help
|
||||||
|
Say Y here if you want the debug print routines to direct
|
||||||
|
their output to the serial port on MSM 8660 devices.
|
||||||
|
|
||||||
|
config DEBUG_MSM8960_UART
|
||||||
|
bool "Kernel low-level debugging messages via MSM 8960 UART"
|
||||||
|
depends on ARCH_MSM8960
|
||||||
|
select MSM_HAS_DEBUG_UART_HS
|
||||||
|
help
|
||||||
|
Say Y here if you want the debug print routines to direct
|
||||||
|
their output to the serial port on MSM 8960 devices.
|
||||||
|
|
||||||
endchoice
|
endchoice
|
||||||
|
|
||||||
config EARLY_PRINTK
|
config EARLY_PRINTK
|
||||||
|
|
|
@ -60,6 +60,9 @@ config ARCH_MSM8960
|
||||||
|
|
||||||
endchoice
|
endchoice
|
||||||
|
|
||||||
|
config MSM_HAS_DEBUG_UART_HS
|
||||||
|
bool
|
||||||
|
|
||||||
config MSM_SOC_REV_A
|
config MSM_SOC_REV_A
|
||||||
bool
|
bool
|
||||||
config ARCH_MSM_SCORPIONMP
|
config ARCH_MSM_SCORPIONMP
|
||||||
|
|
|
@ -1,6 +1,7 @@
|
||||||
/*
|
/*
|
||||||
*
|
*
|
||||||
* Copyright (C) 2007 Google, Inc.
|
* Copyright (C) 2007 Google, Inc.
|
||||||
|
* Copyright (c) 2011, Code Aurora Forum. All rights reserved.
|
||||||
* Author: Brian Swetland <swetland@google.com>
|
* Author: Brian Swetland <swetland@google.com>
|
||||||
*
|
*
|
||||||
* This software is licensed under the terms of the GNU General Public
|
* This software is licensed under the terms of the GNU General Public
|
||||||
|
@ -24,17 +25,42 @@
|
||||||
#endif
|
#endif
|
||||||
.endm
|
.endm
|
||||||
|
|
||||||
.macro senduart,rd,rx
|
.macro senduart, rd, rx
|
||||||
|
#ifdef CONFIG_MSM_HAS_DEBUG_UART_HS
|
||||||
|
@ Write the 1 character to UARTDM_TF
|
||||||
|
str \rd, [\rx, #0x70]
|
||||||
|
#else
|
||||||
teq \rx, #0
|
teq \rx, #0
|
||||||
strne \rd, [\rx, #0x0C]
|
strne \rd, [\rx, #0x0C]
|
||||||
|
#endif
|
||||||
.endm
|
.endm
|
||||||
|
|
||||||
.macro waituart,rd,rx
|
.macro waituart, rd, rx
|
||||||
|
#ifdef CONFIG_MSM_HAS_DEBUG_UART_HS
|
||||||
|
@ check for TX_EMT in UARTDM_SR
|
||||||
|
ldr \rd, [\rx, #0x08]
|
||||||
|
tst \rd, #0x08
|
||||||
|
bne 1002f
|
||||||
|
@ wait for TXREADY in UARTDM_ISR
|
||||||
|
1001: ldr \rd, [\rx, #0x14]
|
||||||
|
tst \rd, #0x80
|
||||||
|
beq 1001b
|
||||||
|
1002:
|
||||||
|
@ Clear TX_READY by writing to the UARTDM_CR register
|
||||||
|
mov \rd, #0x300
|
||||||
|
str \rd, [\rx, #0x10]
|
||||||
|
@ Write 0x1 to NCF register
|
||||||
|
mov \rd, #0x1
|
||||||
|
str \rd, [\rx, #0x40]
|
||||||
|
@ UARTDM reg. Read to induce delay
|
||||||
|
ldr \rd, [\rx, #0x08]
|
||||||
|
#else
|
||||||
@ wait for TX_READY
|
@ wait for TX_READY
|
||||||
1001: ldr \rd, [\rx, #0x08]
|
1001: ldr \rd, [\rx, #0x08]
|
||||||
tst \rd, #0x04
|
tst \rd, #0x04
|
||||||
beq 1001b
|
beq 1001b
|
||||||
|
#endif
|
||||||
.endm
|
.endm
|
||||||
|
|
||||||
.macro busyuart,rd,rx
|
.macro busyuart, rd, rx
|
||||||
.endm
|
.endm
|
||||||
|
|
|
@ -45,4 +45,9 @@
|
||||||
#define MSM8960_TMR0_PHYS 0x0208A000
|
#define MSM8960_TMR0_PHYS 0x0208A000
|
||||||
#define MSM8960_TMR0_SIZE SZ_4K
|
#define MSM8960_TMR0_SIZE SZ_4K
|
||||||
|
|
||||||
|
#ifdef CONFIG_DEBUG_MSM8960_UART
|
||||||
|
#define MSM_DEBUG_UART_BASE 0xE1040000
|
||||||
|
#define MSM_DEBUG_UART_PHYS 0x16440000
|
||||||
|
#endif
|
||||||
|
|
||||||
#endif
|
#endif
|
||||||
|
|
|
@ -62,4 +62,9 @@
|
||||||
#define MSM8X60_TMR0_PHYS 0x02040000
|
#define MSM8X60_TMR0_PHYS 0x02040000
|
||||||
#define MSM8X60_TMR0_SIZE SZ_4K
|
#define MSM8X60_TMR0_SIZE SZ_4K
|
||||||
|
|
||||||
|
#ifdef CONFIG_DEBUG_MSM8660_UART
|
||||||
|
#define MSM_DEBUG_UART_BASE 0xE1040000
|
||||||
|
#define MSM_DEBUG_UART_PHYS 0x19C40000
|
||||||
|
#endif
|
||||||
|
|
||||||
#endif
|
#endif
|
||||||
|
|
|
@ -1,6 +1,6 @@
|
||||||
/* arch/arm/mach-msm/include/mach/uncompress.h
|
/*
|
||||||
*
|
|
||||||
* Copyright (C) 2007 Google, Inc.
|
* Copyright (C) 2007 Google, Inc.
|
||||||
|
* Copyright (c) 2011, Code Aurora Forum. All rights reserved.
|
||||||
*
|
*
|
||||||
* This software is licensed under the terms of the GNU General Public
|
* This software is licensed under the terms of the GNU General Public
|
||||||
* License version 2, as published by the Free Software Foundation, and
|
* License version 2, as published by the Free Software Foundation, and
|
||||||
|
@ -14,17 +14,40 @@
|
||||||
*/
|
*/
|
||||||
|
|
||||||
#ifndef __ASM_ARCH_MSM_UNCOMPRESS_H
|
#ifndef __ASM_ARCH_MSM_UNCOMPRESS_H
|
||||||
|
#define __ASM_ARCH_MSM_UNCOMPRESS_H
|
||||||
|
|
||||||
#include "hardware.h"
|
#include <asm/processor.h>
|
||||||
#include "linux/io.h"
|
#include <mach/msm_iomap.h>
|
||||||
#include "mach/msm_iomap.h"
|
|
||||||
|
#define UART_CSR (*(volatile uint32_t *)(MSM_DEBUG_UART_PHYS + 0x08))
|
||||||
|
#define UART_TF (*(volatile uint32_t *)(MSM_DEBUG_UART_PHYS + 0x0c))
|
||||||
|
|
||||||
|
#define UART_DM_SR (*((volatile uint32_t *)(MSM_DEBUG_UART_PHYS + 0x08)))
|
||||||
|
#define UART_DM_CR (*((volatile uint32_t *)(MSM_DEBUG_UART_PHYS + 0x10)))
|
||||||
|
#define UART_DM_ISR (*((volatile uint32_t *)(MSM_DEBUG_UART_PHYS + 0x14)))
|
||||||
|
#define UART_DM_NCHAR (*((volatile uint32_t *)(MSM_DEBUG_UART_PHYS + 0x40)))
|
||||||
|
#define UART_DM_TF (*((volatile uint32_t *)(MSM_DEBUG_UART_PHYS + 0x70)))
|
||||||
|
|
||||||
static void putc(int c)
|
static void putc(int c)
|
||||||
{
|
{
|
||||||
#if defined(MSM_DEBUG_UART_PHYS)
|
#if defined(MSM_DEBUG_UART_PHYS)
|
||||||
unsigned base = MSM_DEBUG_UART_PHYS;
|
#ifdef CONFIG_MSM_HAS_DEBUG_UART_HS
|
||||||
while (!(readl(base + 0x08) & 0x04)) ;
|
/*
|
||||||
writel(c, base + 0x0c);
|
* Wait for TX_READY to be set; but skip it if we have a
|
||||||
|
* TX underrun.
|
||||||
|
*/
|
||||||
|
if (UART_DM_SR & 0x08)
|
||||||
|
while (!(UART_DM_ISR & 0x80))
|
||||||
|
cpu_relax();
|
||||||
|
|
||||||
|
UART_DM_CR = 0x300;
|
||||||
|
UART_DM_NCHAR = 0x1;
|
||||||
|
UART_DM_TF = c;
|
||||||
|
#else
|
||||||
|
while (!(UART_CSR & 0x04))
|
||||||
|
cpu_relax();
|
||||||
|
UART_TF = c;
|
||||||
|
#endif
|
||||||
#endif
|
#endif
|
||||||
}
|
}
|
||||||
|
|
||||||
|
|
|
@ -111,6 +111,9 @@ static struct map_desc msm8x60_io_desc[] __initdata = {
|
||||||
MSM_CHIP_DEVICE(TMR0, MSM8X60),
|
MSM_CHIP_DEVICE(TMR0, MSM8X60),
|
||||||
MSM_DEVICE(ACC),
|
MSM_DEVICE(ACC),
|
||||||
MSM_DEVICE(GCC),
|
MSM_DEVICE(GCC),
|
||||||
|
#ifdef CONFIG_DEBUG_MSM8660_UART
|
||||||
|
MSM_DEVICE(DEBUG_UART),
|
||||||
|
#endif
|
||||||
};
|
};
|
||||||
|
|
||||||
void __init msm_map_msm8x60_io(void)
|
void __init msm_map_msm8x60_io(void)
|
||||||
|
@ -125,6 +128,9 @@ static struct map_desc msm8960_io_desc[] __initdata = {
|
||||||
MSM_CHIP_DEVICE(QGIC_CPU, MSM8960),
|
MSM_CHIP_DEVICE(QGIC_CPU, MSM8960),
|
||||||
MSM_CHIP_DEVICE(TMR, MSM8960),
|
MSM_CHIP_DEVICE(TMR, MSM8960),
|
||||||
MSM_CHIP_DEVICE(TMR0, MSM8960),
|
MSM_CHIP_DEVICE(TMR0, MSM8960),
|
||||||
|
#ifdef CONFIG_DEBUG_MSM8960_UART
|
||||||
|
MSM_DEVICE(DEBUG_UART),
|
||||||
|
#endif
|
||||||
};
|
};
|
||||||
|
|
||||||
void __init msm_map_msm8960_io(void)
|
void __init msm_map_msm8960_io(void)
|
||||||
|
|
Loading…
Add table
Reference in a new issue