GitHub-Mirror/Star64_linux
2
0
Fork 0
mirror of https://github.com/Fishwaldo/Star64_linux.git synced 2025-06-22 14:41:27 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

[SPARC64]: Add some hypervisor tlb_type checks.

Browse source 
And more consistently check cheetah{,_plus} instead
of assuming anything not spitfire is cheetah{,_plus}.

Signed-off-by: David S. Miller <davem@davemloft.net>
This commit is contained in:
David S. Miller 2006-02-04 03:10:53 -08:00
parent 1633a53c79
commit a43fe0e789
2 changed files with 30 additions and 8 deletions
Download patch file Download diff file Expand all files Collapse all files

32
arch/sparc64/kernel/smp.c
View file

@ -528,6 +528,11 @@ retry:
} }
} }
static void hypervisor_xcall_deliver(u64 data0, u64 data1, u64 data2, cpumask_t mask)
{
/* XXX implement me */
}
/* Send cross call to all processors mentioned in MASK /* Send cross call to all processors mentioned in MASK
* except self. * except self.
*/ */
@ -541,8 +546,10 @@ static void smp_cross_call_masked(unsigned long *func, u32 ctx, u64 data1, u64 d
if (tlb_type == spitfire) if (tlb_type == spitfire)
spitfire_xcall_deliver(data0, data1, data2, mask); spitfire_xcall_deliver(data0, data1, data2, mask);
else else if (tlb_type == cheetah || tlb_type == cheetah_plus)
cheetah_xcall_deliver(data0, data1, data2, mask); cheetah_xcall_deliver(data0, data1, data2, mask);
else
hypervisor_xcall_deliver(data0, data1, data2, mask);
/* NOTE: Caller runs local copy on master. */ /* NOTE: Caller runs local copy on master. */
put_cpu(); put_cpu();
@ -695,11 +702,17 @@ static __inline__ void __local_flush_dcache_page(struct page *page)
void smp_flush_dcache_page_impl(struct page *page, int cpu) void smp_flush_dcache_page_impl(struct page *page, int cpu)
{ {
cpumask_t mask = cpumask_of_cpu(cpu); cpumask_t mask = cpumask_of_cpu(cpu);
int this_cpu = get_cpu(); int this_cpu;
if (tlb_type == hypervisor)
return;
#ifdef CONFIG_DEBUG_DCFLUSH #ifdef CONFIG_DEBUG_DCFLUSH
atomic_inc(&dcpage_flushes); atomic_inc(&dcpage_flushes);
#endif #endif
this_cpu = get_cpu();
if (cpu == this_cpu) { if (cpu == this_cpu) {
__local_flush_dcache_page(page); __local_flush_dcache_page(page);
} else if (cpu_online(cpu)) { } else if (cpu_online(cpu)) {
@ -715,7 +728,7 @@ void smp_flush_dcache_page_impl(struct page *page, int cpu)
__pa(pg_addr), __pa(pg_addr),
(u64) pg_addr, (u64) pg_addr,
mask); mask);
} else { } else if (tlb_type == cheetah || tlb_type == cheetah_plus) {
#ifdef DCACHE_ALIASING_POSSIBLE #ifdef DCACHE_ALIASING_POSSIBLE
data0 = data0 =
((u64)&xcall_flush_dcache_page_cheetah); ((u64)&xcall_flush_dcache_page_cheetah);
@ -737,7 +750,12 @@ void flush_dcache_page_all(struct mm_struct *mm, struct page *page)
void *pg_addr = page_address(page); void *pg_addr = page_address(page);
cpumask_t mask = cpu_online_map; cpumask_t mask = cpu_online_map;
u64 data0; u64 data0;
int this_cpu = get_cpu(); int this_cpu;
if (tlb_type == hypervisor)
return;
this_cpu = get_cpu();
cpu_clear(this_cpu, mask); cpu_clear(this_cpu, mask);
@ -754,7 +772,7 @@ void flush_dcache_page_all(struct mm_struct *mm, struct page *page)
__pa(pg_addr), __pa(pg_addr),
(u64) pg_addr, (u64) pg_addr,
mask); mask);
} else { } else if (tlb_type == cheetah || tlb_type == cheetah_plus) {
#ifdef DCACHE_ALIASING_POSSIBLE #ifdef DCACHE_ALIASING_POSSIBLE
data0 = ((u64)&xcall_flush_dcache_page_cheetah); data0 = ((u64)&xcall_flush_dcache_page_cheetah);
cheetah_xcall_deliver(data0, cheetah_xcall_deliver(data0,
@ -780,8 +798,10 @@ void smp_receive_signal(int cpu)
if (tlb_type == spitfire) if (tlb_type == spitfire)
spitfire_xcall_deliver(data0, 0, 0, mask); spitfire_xcall_deliver(data0, 0, 0, mask);
else else if (tlb_type == cheetah || tlb_type == cheetah_plus)
cheetah_xcall_deliver(data0, 0, 0, mask); cheetah_xcall_deliver(data0, 0, 0, mask);
else if (tlb_type == hypervisor)
hypervisor_xcall_deliver(data0, 0, 0, mask);
} }
} }

6
arch/sparc64/mm/init.c
View file

@ -335,7 +335,7 @@ out:
void __kprobes flush_icache_range(unsigned long start, unsigned long end) void __kprobes flush_icache_range(unsigned long start, unsigned long end)
{ {
/* Cheetah has coherent I-cache. */ /* Cheetah and Hypervisor platform cpus have coherent I-cache. */
if (tlb_type == spitfire) { if (tlb_type == spitfire) {
unsigned long kaddr; unsigned long kaddr;
@ -372,6 +372,8 @@ void mmu_info(struct seq_file *m)
seq_printf(m, "MMU Type\t: Cheetah+\n"); seq_printf(m, "MMU Type\t: Cheetah+\n");
else if (tlb_type == spitfire) else if (tlb_type == spitfire)
seq_printf(m, "MMU Type\t: Spitfire\n"); seq_printf(m, "MMU Type\t: Spitfire\n");
else if (tlb_type == hypervisor)
seq_printf(m, "MMU Type\t: Hypervisor (sun4v)\n");
else else
seq_printf(m, "MMU Type\t: ???\n"); seq_printf(m, "MMU Type\t: ???\n");
@ -581,7 +583,7 @@ void __flush_dcache_range(unsigned long start, unsigned long end)
if (++n >= 512) if (++n >= 512)
break; break;
} }
} else { } else if (tlb_type == cheetah || tlb_type == cheetah_plus) {
start = __pa(start); start = __pa(start);
end = __pa(end); end = __pa(end);
for (va = start; va < end; va += 32) for (va = start; va < end; va += 32)