mirror of
https://github.com/Fishwaldo/Star64_linux.git
synced 2025-07-23 23:32:14 +00:00
drivers/net: Remove unnecessary returns from void function()s
This patch removes from drivers/net/ all the unnecessary return; statements that precede the last closing brace of void functions. It does not remove the returns that are immediately preceded by a label as gcc doesn't like that. It also does not remove null void functions with return. Done via: $ grep -rP --include=*.[ch] -l "return;\n}" net/ | \ xargs perl -i -e 'local $/ ; while (<>) { s/\n[ \t\n]+return;\n}/\n}/g; print; }' with some cleanups by hand. Compile tested x86 allmodconfig only. Signed-off-by: Joe Perches <joe@perches.com> Signed-off-by: David S. Miller <davem@davemloft.net>
This commit is contained in:
parent
21ce849ba5
commit
a4b770972b
171 changed files with 0 additions and 631 deletions
|
@ -58,7 +58,6 @@ ixgb_raise_clock(struct ixgb_hw *hw,
|
|||
*eecd_reg = *eecd_reg | IXGB_EECD_SK;
|
||||
IXGB_WRITE_REG(hw, EECD, *eecd_reg);
|
||||
udelay(50);
|
||||
return;
|
||||
}
|
||||
|
||||
/******************************************************************************
|
||||
|
@ -77,7 +76,6 @@ ixgb_lower_clock(struct ixgb_hw *hw,
|
|||
*eecd_reg = *eecd_reg & ~IXGB_EECD_SK;
|
||||
IXGB_WRITE_REG(hw, EECD, *eecd_reg);
|
||||
udelay(50);
|
||||
return;
|
||||
}
|
||||
|
||||
/******************************************************************************
|
||||
|
@ -127,7 +125,6 @@ ixgb_shift_out_bits(struct ixgb_hw *hw,
|
|||
/* We leave the "DI" bit set to "0" when we leave this routine. */
|
||||
eecd_reg &= ~IXGB_EECD_DI;
|
||||
IXGB_WRITE_REG(hw, EECD, eecd_reg);
|
||||
return;
|
||||
}
|
||||
|
||||
/******************************************************************************
|
||||
|
@ -192,7 +189,6 @@ ixgb_setup_eeprom(struct ixgb_hw *hw)
|
|||
/* Set CS */
|
||||
eecd_reg |= IXGB_EECD_CS;
|
||||
IXGB_WRITE_REG(hw, EECD, eecd_reg);
|
||||
return;
|
||||
}
|
||||
|
||||
/******************************************************************************
|
||||
|
@ -226,7 +222,6 @@ ixgb_standby_eeprom(struct ixgb_hw *hw)
|
|||
eecd_reg &= ~IXGB_EECD_SK;
|
||||
IXGB_WRITE_REG(hw, EECD, eecd_reg);
|
||||
udelay(50);
|
||||
return;
|
||||
}
|
||||
|
||||
/******************************************************************************
|
||||
|
@ -250,7 +245,6 @@ ixgb_clock_eeprom(struct ixgb_hw *hw)
|
|||
eecd_reg &= ~IXGB_EECD_SK;
|
||||
IXGB_WRITE_REG(hw, EECD, eecd_reg);
|
||||
udelay(50);
|
||||
return;
|
||||
}
|
||||
|
||||
/******************************************************************************
|
||||
|
@ -270,7 +264,6 @@ ixgb_cleanup_eeprom(struct ixgb_hw *hw)
|
|||
IXGB_WRITE_REG(hw, EECD, eecd_reg);
|
||||
|
||||
ixgb_clock_eeprom(hw);
|
||||
return;
|
||||
}
|
||||
|
||||
/******************************************************************************
|
||||
|
@ -359,7 +352,6 @@ ixgb_update_eeprom_checksum(struct ixgb_hw *hw)
|
|||
checksum = (u16) EEPROM_SUM - checksum;
|
||||
|
||||
ixgb_write_eeprom(hw, EEPROM_CHECKSUM_REG, checksum);
|
||||
return;
|
||||
}
|
||||
|
||||
/******************************************************************************
|
||||
|
@ -414,8 +406,6 @@ ixgb_write_eeprom(struct ixgb_hw *hw, u16 offset, u16 data)
|
|||
|
||||
/* clear the init_ctrl_reg_1 to signify that the cache is invalidated */
|
||||
ee_map->init_ctrl_reg_1 = cpu_to_le16(EEPROM_ICW1_SIGNATURE_CLEAR);
|
||||
|
||||
return;
|
||||
}
|
||||
|
||||
/******************************************************************************
|
||||
|
|
|
@ -413,8 +413,6 @@ ixgb_init_rx_addrs(struct ixgb_hw *hw)
|
|||
IXGB_WRITE_REG_ARRAY(hw, RA, ((i << 1) + 1), 0);
|
||||
IXGB_WRITE_REG_ARRAY(hw, RA, (i << 1), 0);
|
||||
}
|
||||
|
||||
return;
|
||||
}
|
||||
|
||||
/******************************************************************************
|
||||
|
@ -483,7 +481,6 @@ ixgb_mc_addr_list_update(struct ixgb_hw *hw,
|
|||
}
|
||||
|
||||
pr_debug("MC Update Complete\n");
|
||||
return;
|
||||
}
|
||||
|
||||
/******************************************************************************
|
||||
|
@ -566,8 +563,6 @@ ixgb_mta_set(struct ixgb_hw *hw,
|
|||
mta_reg |= (1 << hash_bit);
|
||||
|
||||
IXGB_WRITE_REG_ARRAY(hw, MTA, hash_reg, mta_reg);
|
||||
|
||||
return;
|
||||
}
|
||||
|
||||
/******************************************************************************
|
||||
|
@ -600,7 +595,6 @@ ixgb_rar_set(struct ixgb_hw *hw,
|
|||
|
||||
IXGB_WRITE_REG_ARRAY(hw, RA, (index << 1), rar_low);
|
||||
IXGB_WRITE_REG_ARRAY(hw, RA, ((index << 1) + 1), rar_high);
|
||||
return;
|
||||
}
|
||||
|
||||
/******************************************************************************
|
||||
|
@ -616,7 +610,6 @@ ixgb_write_vfta(struct ixgb_hw *hw,
|
|||
u32 value)
|
||||
{
|
||||
IXGB_WRITE_REG_ARRAY(hw, VFTA, offset, value);
|
||||
return;
|
||||
}
|
||||
|
||||
/******************************************************************************
|
||||
|
@ -631,7 +624,6 @@ ixgb_clear_vfta(struct ixgb_hw *hw)
|
|||
|
||||
for (offset = 0; offset < IXGB_VLAN_FILTER_TBL_SIZE; offset++)
|
||||
IXGB_WRITE_REG_ARRAY(hw, VFTA, offset, 0);
|
||||
return;
|
||||
}
|
||||
|
||||
/******************************************************************************
|
||||
|
@ -1050,7 +1042,6 @@ ixgb_clear_hw_cntrs(struct ixgb_hw *hw)
|
|||
temp_reg = IXGB_READ_REG(hw, XOFFRXC);
|
||||
temp_reg = IXGB_READ_REG(hw, XOFFTXC);
|
||||
temp_reg = IXGB_READ_REG(hw, RJC);
|
||||
return;
|
||||
}
|
||||
|
||||
/******************************************************************************
|
||||
|
@ -1066,7 +1057,6 @@ ixgb_led_on(struct ixgb_hw *hw)
|
|||
/* To turn on the LED, clear software-definable pin 0 (SDP0). */
|
||||
ctrl0_reg &= ~IXGB_CTRL0_SDP0;
|
||||
IXGB_WRITE_REG(hw, CTRL0, ctrl0_reg);
|
||||
return;
|
||||
}
|
||||
|
||||
/******************************************************************************
|
||||
|
@ -1082,7 +1072,6 @@ ixgb_led_off(struct ixgb_hw *hw)
|
|||
/* To turn off the LED, set software-definable pin 0 (SDP0). */
|
||||
ctrl0_reg |= IXGB_CTRL0_SDP0;
|
||||
IXGB_WRITE_REG(hw, CTRL0, ctrl0_reg);
|
||||
return;
|
||||
}
|
||||
|
||||
/******************************************************************************
|
||||
|
@ -1122,8 +1111,6 @@ ixgb_get_bus_info(struct ixgb_hw *hw)
|
|||
|
||||
hw->bus.width = (status_reg & IXGB_STATUS_BUS64) ?
|
||||
ixgb_bus_width_64 : ixgb_bus_width_32;
|
||||
|
||||
return;
|
||||
}
|
||||
|
||||
/******************************************************************************
|
||||
|
@ -1210,8 +1197,6 @@ ixgb_optics_reset(struct ixgb_hw *hw)
|
|||
IXGB_PHY_ADDRESS,
|
||||
MDIO_MMD_PMAPMD);
|
||||
}
|
||||
|
||||
return;
|
||||
}
|
||||
|
||||
/******************************************************************************
|
||||
|
@ -1272,6 +1257,4 @@ ixgb_optics_reset_bcm(struct ixgb_hw *hw)
|
|||
|
||||
/* SerDes needs extra delay */
|
||||
msleep(IXGB_SUN_PHY_RESET_DELAY);
|
||||
|
||||
return;
|
||||
}
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue