mirror of
https://github.com/Fishwaldo/Star64_linux.git
synced 2025-05-29 18:48:01 +00:00
drm/amdgpu: define the TMZ bit for the PTE
Define the TMZ (encryption) bit in the page table entry (PTE) for Raven and newer asics. Signed-off-by: Alex Deucher <alexander.deucher@amd.com> Reviewed-by: Huang Rui <ray.huang@amd.com>
This commit is contained in:
parent
e90c2b210b
commit
c5efd80f48
1 changed files with 3 additions and 0 deletions
|
@ -54,6 +54,9 @@ struct amdgpu_bo_list_entry;
|
||||||
#define AMDGPU_PTE_SYSTEM (1ULL << 1)
|
#define AMDGPU_PTE_SYSTEM (1ULL << 1)
|
||||||
#define AMDGPU_PTE_SNOOPED (1ULL << 2)
|
#define AMDGPU_PTE_SNOOPED (1ULL << 2)
|
||||||
|
|
||||||
|
/* RV+ */
|
||||||
|
#define AMDGPU_PTE_TMZ (1ULL << 3)
|
||||||
|
|
||||||
/* VI only */
|
/* VI only */
|
||||||
#define AMDGPU_PTE_EXECUTABLE (1ULL << 4)
|
#define AMDGPU_PTE_EXECUTABLE (1ULL << 4)
|
||||||
|
|
||||||
|
|
Loading…
Add table
Reference in a new issue