GitHub-Mirror/Star64_linux
2
0
Fork 0
mirror of https://github.com/Fishwaldo/Star64_linux.git synced 2025-06-26 00:21:17 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

drm/amdgpu: add get clockgating_state method for vce v3

Browse source 
Signed-off-by: Huang Rui <ray.huang@amd.com>
Reviewed-by: Christian König <christian.koenig@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
Huang Rui 2017-01-05 21:27:31 +08:00 • committed by Alex Deucher
parent c8781f56c8
commit c79b55618a
2 changed files with 37 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

1
drivers/gpu/drm/amd/amdgpu/amdgpu.h
View file

@ -1066,6 +1066,7 @@ struct amdgpu_vce {
struct amd_sched_entity entity; struct amd_sched_entity entity;
uint32_t srbm_soft_reset; uint32_t srbm_soft_reset;
unsigned num_rings; unsigned num_rings;
bool is_powergated;
}; };
/* /*

40
drivers/gpu/drm/amd/amdgpu/vce_v3_0.c
View file

@ -777,15 +777,46 @@ static int vce_v3_0_set_powergating_state(void *handle,
* the smc and the hw blocks * the smc and the hw blocks
*/ */
struct amdgpu_device *adev = (struct amdgpu_device *)handle; struct amdgpu_device *adev = (struct amdgpu_device *)handle;
int ret = 0;
if (!(adev->pg_flags & AMD_PG_SUPPORT_VCE)) if (!(adev->pg_flags & AMD_PG_SUPPORT_VCE))
return 0; return 0;
if (state == AMD_PG_STATE_GATE) if (state == AMD_PG_STATE_GATE) {
adev->vce.is_powergated = true;
/* XXX do we need a vce_v3_0_stop()? */ /* XXX do we need a vce_v3_0_stop()? */
return 0; } else {
else ret = vce_v3_0_start(adev);
return vce_v3_0_start(adev); if (ret)
goto out;
adev->vce.is_powergated = false;
}
out:
return ret;
}
static void vce_v3_0_get_clockgating_state(void *handle, u32 *flags)
{
struct amdgpu_device *adev = (struct amdgpu_device *)handle;
int data;
mutex_lock(&adev->pm.mutex);
if (adev->vce.is_powergated) {
DRM_INFO("Cannot get clockgating state when VCE is powergated.\n");
goto out;
}
WREG32_FIELD(GRBM_GFX_INDEX, VCE_INSTANCE, 0);
/* AMD_CG_SUPPORT_VCE_MGCG */
data = RREG32(mmVCE_CLOCK_GATING_A);
if (data & (0x04 << 4))
*flags |= AMD_CG_SUPPORT_VCE_MGCG;
out:
mutex_unlock(&adev->pm.mutex);
} }
static void vce_v3_0_ring_emit_ib(struct amdgpu_ring *ring, static void vce_v3_0_ring_emit_ib(struct amdgpu_ring *ring,
@ -839,6 +870,7 @@ static const struct amd_ip_funcs vce_v3_0_ip_funcs = {
.post_soft_reset = vce_v3_0_post_soft_reset, .post_soft_reset = vce_v3_0_post_soft_reset,
.set_clockgating_state = vce_v3_0_set_clockgating_state, .set_clockgating_state = vce_v3_0_set_clockgating_state,
.set_powergating_state = vce_v3_0_set_powergating_state, .set_powergating_state = vce_v3_0_set_powergating_state,
.get_clockgating_state = vce_v3_0_get_clockgating_state,
}; };
static const struct amdgpu_ring_funcs vce_v3_0_ring_phys_funcs = { static const struct amdgpu_ring_funcs vce_v3_0_ring_phys_funcs = {