mirror of
https://github.com/Fishwaldo/Star64_linux.git
synced 2025-06-25 08:02:56 +00:00
MIPS: Cavium: Add EDAC support.
Drivers for EDAC on Cavium. Supported subsystems are: o CPU primary caches. These are parity protected only, so only error reporting. o Second level cache - ECC protected, provides SECDED. o Memory: ECC / SECDEC if used with suitable DRAM modules. The driver will will only initialize if ECC is enabled on a system so is safe to run on non-ECC memory. o PCI: Parity error reporting Since it is very hard to test this sort of code the implementation is very conservative and uses polling where possible for now. Signed-off-by: Ralf Baechle <ralf@linux-mips.org> Reviewed-by: Borislav Petkov <borislav.petkov@amd.com>
This commit is contained in:
parent
aa1762f49c
commit
f65aad4177
12 changed files with 724 additions and 23 deletions
|
@ -11,6 +11,7 @@
|
|||
#include <linux/interrupt.h>
|
||||
#include <linux/time.h>
|
||||
#include <linux/delay.h>
|
||||
#include <linux/platform_device.h>
|
||||
#include <linux/swiotlb.h>
|
||||
|
||||
#include <asm/time.h>
|
||||
|
@ -704,6 +705,9 @@ static int __init octeon_pci_setup(void)
|
|||
*/
|
||||
cvmx_write_csr(CVMX_NPI_PCI_INT_SUM2, -1);
|
||||
|
||||
if (IS_ERR(platform_device_register_simple("co_pci_edac", 0, NULL, 0)))
|
||||
pr_err("Registation of co_pci_edac failed!\n");
|
||||
|
||||
octeon_pci_dma_init();
|
||||
|
||||
return 0;
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue