mirror of
https://github.com/Fishwaldo/Star64_linux.git
synced 2025-03-17 20:54:10 +00:00
dt-bindings: PCI: intel,lgm-pcie: Add reference to common schemas
Add a reference to snps,dw-pcie.yaml (and indirectly pci-bus.yaml) schemas. With this, the common bus properties can be dropped from the schema. Cc: Bjorn Helgaas <bhelgaas@google.com> Cc: linux-pci@vger.kernel.org Signed-off-by: Rob Herring <robh@kernel.org> Link: https://lore.kernel.org/r/20210719220351.2662758-1-robh@kernel.org
This commit is contained in:
parent
1c14c1695e
commit
fbe280ee67
1 changed files with 5 additions and 31 deletions
|
@ -7,7 +7,7 @@ $schema: http://devicetree.org/meta-schemas/core.yaml#
|
||||||
title: PCIe RC controller on Intel Gateway SoCs
|
title: PCIe RC controller on Intel Gateway SoCs
|
||||||
|
|
||||||
maintainers:
|
maintainers:
|
||||||
- Dilip Kota <eswara.kota@linux.intel.com>
|
- Rahul Tanwar <rtanwar@maxlinear.com>
|
||||||
|
|
||||||
select:
|
select:
|
||||||
properties:
|
properties:
|
||||||
|
@ -17,21 +17,15 @@ select:
|
||||||
required:
|
required:
|
||||||
- compatible
|
- compatible
|
||||||
|
|
||||||
|
allOf:
|
||||||
|
- $ref: /schemas/pci/snps,dw-pcie.yaml#
|
||||||
|
|
||||||
properties:
|
properties:
|
||||||
compatible:
|
compatible:
|
||||||
items:
|
items:
|
||||||
- const: intel,lgm-pcie
|
- const: intel,lgm-pcie
|
||||||
- const: snps,dw-pcie
|
- const: snps,dw-pcie
|
||||||
|
|
||||||
device_type:
|
|
||||||
const: pci
|
|
||||||
|
|
||||||
"#address-cells":
|
|
||||||
const: 3
|
|
||||||
|
|
||||||
"#size-cells":
|
|
||||||
const: 2
|
|
||||||
|
|
||||||
reg:
|
reg:
|
||||||
items:
|
items:
|
||||||
- description: Controller control and status registers.
|
- description: Controller control and status registers.
|
||||||
|
@ -62,30 +56,13 @@ properties:
|
||||||
reset-gpios:
|
reset-gpios:
|
||||||
maxItems: 1
|
maxItems: 1
|
||||||
|
|
||||||
linux,pci-domain: true
|
|
||||||
|
|
||||||
num-lanes:
|
num-lanes:
|
||||||
maximum: 2
|
maximum: 2
|
||||||
description: Number of lanes to use for this port.
|
|
||||||
|
|
||||||
'#interrupt-cells':
|
|
||||||
const: 1
|
|
||||||
|
|
||||||
interrupt-map-mask:
|
|
||||||
description: Standard PCI IRQ mapping properties.
|
|
||||||
|
|
||||||
interrupt-map:
|
|
||||||
description: Standard PCI IRQ mapping properties.
|
|
||||||
|
|
||||||
max-link-speed:
|
max-link-speed:
|
||||||
description: Specify PCI Gen for link capability.
|
|
||||||
$ref: /schemas/types.yaml#/definitions/uint32
|
|
||||||
enum: [1, 2, 3, 4]
|
enum: [1, 2, 3, 4]
|
||||||
default: 1
|
default: 1
|
||||||
|
|
||||||
bus-range:
|
|
||||||
description: Range of bus numbers associated with this controller.
|
|
||||||
|
|
||||||
reset-assert-ms:
|
reset-assert-ms:
|
||||||
description: |
|
description: |
|
||||||
Delay after asserting reset to the PCIe device.
|
Delay after asserting reset to the PCIe device.
|
||||||
|
@ -94,9 +71,6 @@ properties:
|
||||||
|
|
||||||
required:
|
required:
|
||||||
- compatible
|
- compatible
|
||||||
- device_type
|
|
||||||
- "#address-cells"
|
|
||||||
- "#size-cells"
|
|
||||||
- reg
|
- reg
|
||||||
- reg-names
|
- reg-names
|
||||||
- ranges
|
- ranges
|
||||||
|
@ -109,7 +83,7 @@ required:
|
||||||
- interrupt-map
|
- interrupt-map
|
||||||
- interrupt-map-mask
|
- interrupt-map-mask
|
||||||
|
|
||||||
additionalProperties: false
|
unevaluatedProperties: false
|
||||||
|
|
||||||
examples:
|
examples:
|
||||||
- |
|
- |
|
||||||
|
|
Loading…
Add table
Reference in a new issue