mirror of
https://github.com/Fishwaldo/Star64_linux.git
synced 2025-07-23 23:32:14 +00:00
The register region allocated per channel was decreased from 16384 bytes to 256 bytes on Tegra186 and later. Resize the region to make sure every channel (instead of only the first) is properly programmed. Suggested-by: Mikko Perttunen <mperttunen@nvidia.com> Reviewed-by: Mikko Perttunen <mperttunen@nvidia.com> Signed-off-by: Thierry Reding <treding@nvidia.com> |
||
---|---|---|
.. | ||
cdma_hw.c | ||
channel_hw.c | ||
debug_hw.c | ||
debug_hw_1x01.c | ||
debug_hw_1x06.c | ||
host1x01.c | ||
host1x01.h | ||
host1x01_hardware.h | ||
host1x02.c | ||
host1x02.h | ||
host1x02_hardware.h | ||
host1x04.c | ||
host1x04.h | ||
host1x04_hardware.h | ||
host1x05.c | ||
host1x05.h | ||
host1x05_hardware.h | ||
host1x06.c | ||
host1x06.h | ||
host1x06_hardware.h | ||
hw_host1x01_channel.h | ||
hw_host1x01_sync.h | ||
hw_host1x01_uclass.h | ||
hw_host1x02_channel.h | ||
hw_host1x02_sync.h | ||
hw_host1x02_uclass.h | ||
hw_host1x04_channel.h | ||
hw_host1x04_sync.h | ||
hw_host1x04_uclass.h | ||
hw_host1x05_channel.h | ||
hw_host1x05_sync.h | ||
hw_host1x05_uclass.h | ||
hw_host1x06_hypervisor.h | ||
hw_host1x06_uclass.h | ||
hw_host1x06_vm.h | ||
intr_hw.c | ||
syncpt_hw.c |