mirror of
https://github.com/Fishwaldo/bl_mcu_sdk.git
synced 2025-07-06 12:58:45 +00:00
[update][board] update peripheral config
This commit is contained in:
parent
ffdd9d7053
commit
6b11ba03ef
2 changed files with 7 additions and 7 deletions
|
@ -94,7 +94,7 @@
|
||||||
.databits = UART_DATA_LEN_8, \
|
.databits = UART_DATA_LEN_8, \
|
||||||
.stopbits = UART_STOP_ONE, \
|
.stopbits = UART_STOP_ONE, \
|
||||||
.parity = UART_PAR_NONE, \
|
.parity = UART_PAR_NONE, \
|
||||||
.fifo_threshold = 1, \
|
.fifo_threshold = 0, \
|
||||||
}
|
}
|
||||||
#endif
|
#endif
|
||||||
#endif
|
#endif
|
||||||
|
@ -108,7 +108,7 @@
|
||||||
.databits = UART_DATA_LEN_8, \
|
.databits = UART_DATA_LEN_8, \
|
||||||
.stopbits = UART_STOP_ONE, \
|
.stopbits = UART_STOP_ONE, \
|
||||||
.parity = UART_PAR_NONE, \
|
.parity = UART_PAR_NONE, \
|
||||||
.fifo_threshold = 64, \
|
.fifo_threshold = 63, \
|
||||||
}
|
}
|
||||||
#endif
|
#endif
|
||||||
#endif
|
#endif
|
||||||
|
@ -124,7 +124,7 @@
|
||||||
.clk_polaraity = SPI_POLARITY_LOW, \
|
.clk_polaraity = SPI_POLARITY_LOW, \
|
||||||
.clk_phase = SPI_PHASE_1EDGE, \
|
.clk_phase = SPI_PHASE_1EDGE, \
|
||||||
.datasize = SPI_DATASIZE_8BIT, \
|
.datasize = SPI_DATASIZE_8BIT, \
|
||||||
.fifo_threshold = 4, \
|
.fifo_threshold = 3, \
|
||||||
.pin_swap_enable = 1, \
|
.pin_swap_enable = 1, \
|
||||||
.delitch_cnt = 0, \
|
.delitch_cnt = 0, \
|
||||||
}
|
}
|
||||||
|
@ -212,7 +212,7 @@
|
||||||
.channel_num = I2S_FS_CHANNELS_NUM_MONO, \
|
.channel_num = I2S_FS_CHANNELS_NUM_MONO, \
|
||||||
.frame_size = I2S_FRAME_LEN_16, \
|
.frame_size = I2S_FRAME_LEN_16, \
|
||||||
.data_size = I2S_DATA_LEN_16, \
|
.data_size = I2S_DATA_LEN_16, \
|
||||||
.fifo_threshold = 8, \
|
.fifo_threshold = 7, \
|
||||||
}
|
}
|
||||||
#endif
|
#endif
|
||||||
#endif
|
#endif
|
||||||
|
@ -249,8 +249,8 @@
|
||||||
.dst_req = DMA_REQUEST_NONE, \
|
.dst_req = DMA_REQUEST_NONE, \
|
||||||
.src_addr_inc = DMA_ADDR_INCREMENT_ENABLE, \
|
.src_addr_inc = DMA_ADDR_INCREMENT_ENABLE, \
|
||||||
.dst_addr_inc = DMA_ADDR_INCREMENT_ENABLE, \
|
.dst_addr_inc = DMA_ADDR_INCREMENT_ENABLE, \
|
||||||
.src_burst_size = DMA_BURST_1BYTE, \
|
.src_burst_size = DMA_BURST_4BYTE, \
|
||||||
.dst_burst_size = DMA_BURST_1BYTE, \
|
.dst_burst_size = DMA_BURST_4BYTE, \
|
||||||
.src_width = DMA_TRANSFER_WIDTH_16BIT, \
|
.src_width = DMA_TRANSFER_WIDTH_16BIT, \
|
||||||
.dst_width = DMA_TRANSFER_WIDTH_16BIT, \
|
.dst_width = DMA_TRANSFER_WIDTH_16BIT, \
|
||||||
}
|
}
|
||||||
|
|
|
@ -91,7 +91,7 @@
|
||||||
|
|
||||||
// <q> GPIO17 <2> [GPIO_FUN_UNUSED//GPIO_FUN_I2S//GPIO_FUN_SPI//GPIO_FUN_I2C//GPIO_FUN_PWM//GPIO_FUN_CAM//GPIO_FUN_ADC//GPIO_FUN_UART0_RTS//GPIO_FUN_UART1_RTS//GPIO_FUN_QDEC]
|
// <q> GPIO17 <2> [GPIO_FUN_UNUSED//GPIO_FUN_I2S//GPIO_FUN_SPI//GPIO_FUN_I2C//GPIO_FUN_PWM//GPIO_FUN_CAM//GPIO_FUN_ADC//GPIO_FUN_UART0_RTS//GPIO_FUN_UART1_RTS//GPIO_FUN_QDEC]
|
||||||
// <i> config gpio17 function
|
// <i> config gpio17 function
|
||||||
#define CONFIG_GPIO17_FUNC GPIO_FUN_UART1_TX
|
#define CONFIG_GPIO17_FUNC GPIO_FUN_UNUSED
|
||||||
|
|
||||||
// <q> GPIO18 <2> [GPIO_FUN_UNUSED//GPIO_FUN_I2S//GPIO_FUN_SPI//GPIO_FUN_I2C//GPIO_FUN_PWM//GPIO_FUN_CAM//GPIO_FUN_ADC//GPIO_FUN_UART0_RTS//GPIO_FUN_UART1_RTS//GPIO_FUN_ETHER_MAC//GPIO_FUN_QDEC]
|
// <q> GPIO18 <2> [GPIO_FUN_UNUSED//GPIO_FUN_I2S//GPIO_FUN_SPI//GPIO_FUN_I2C//GPIO_FUN_PWM//GPIO_FUN_CAM//GPIO_FUN_ADC//GPIO_FUN_UART0_RTS//GPIO_FUN_UART1_RTS//GPIO_FUN_ETHER_MAC//GPIO_FUN_QDEC]
|
||||||
// <i> config gpio18 function
|
// <i> config gpio18 function
|
||||||
|
|
Loading…
Add table
Add a link
Reference in a new issue