mirror of
https://github.com/Fishwaldo/bl_mcu_sdk.git
synced 2025-07-08 22:08:40 +00:00
[feat][clock] add XTAL_32K_TYPE macro
This commit is contained in:
parent
2be4cea4d3
commit
6c5470d8de
4 changed files with 5 additions and 2 deletions
|
@ -25,6 +25,7 @@
|
||||||
#define _CLOCK_CONFIG_H
|
#define _CLOCK_CONFIG_H
|
||||||
|
|
||||||
#define XTAL_TYPE EXTERNAL_XTAL_32M
|
#define XTAL_TYPE EXTERNAL_XTAL_32M
|
||||||
|
#define XTAL_32K_TYPE INTERNAL_RC_32K
|
||||||
#define BSP_ROOT_CLOCK_SOURCE ROOT_CLOCK_SOURCE_PLL_144M
|
#define BSP_ROOT_CLOCK_SOURCE ROOT_CLOCK_SOURCE_PLL_144M
|
||||||
#define BSP_AUDIO_PLL_CLOCK_SOURCE ROOT_CLOCK_SOURCE_AUPLL_24000000_HZ
|
#define BSP_AUDIO_PLL_CLOCK_SOURCE ROOT_CLOCK_SOURCE_AUPLL_24000000_HZ
|
||||||
|
|
||||||
|
|
|
@ -25,6 +25,7 @@
|
||||||
#define _CLOCK_CONFIG_H
|
#define _CLOCK_CONFIG_H
|
||||||
|
|
||||||
#define XTAL_TYPE EXTERNAL_XTAL_32M
|
#define XTAL_TYPE EXTERNAL_XTAL_32M
|
||||||
|
#define XTAL_32K_TYPE INTERNAL_RC_32K
|
||||||
#define BSP_ROOT_CLOCK_SOURCE ROOT_CLOCK_SOURCE_PLL_144M
|
#define BSP_ROOT_CLOCK_SOURCE ROOT_CLOCK_SOURCE_PLL_144M
|
||||||
#define BSP_AUDIO_PLL_CLOCK_SOURCE ROOT_CLOCK_SOURCE_AUPLL_24000000_HZ
|
#define BSP_AUDIO_PLL_CLOCK_SOURCE ROOT_CLOCK_SOURCE_AUPLL_24000000_HZ
|
||||||
|
|
||||||
|
|
|
@ -25,6 +25,7 @@
|
||||||
#define _CLOCK_CONFIG_H
|
#define _CLOCK_CONFIG_H
|
||||||
|
|
||||||
#define XTAL_TYPE EXTERNAL_XTAL_32M
|
#define XTAL_TYPE EXTERNAL_XTAL_32M
|
||||||
|
#define XTAL_32K_TYPE INTERNAL_RC_32K
|
||||||
#define BSP_ROOT_CLOCK_SOURCE ROOT_CLOCK_SOURCE_PLL_144M
|
#define BSP_ROOT_CLOCK_SOURCE ROOT_CLOCK_SOURCE_PLL_144M
|
||||||
#define BSP_AUDIO_PLL_CLOCK_SOURCE ROOT_CLOCK_SOURCE_AUPLL_24000000_HZ
|
#define BSP_AUDIO_PLL_CLOCK_SOURCE ROOT_CLOCK_SOURCE_AUPLL_24000000_HZ
|
||||||
|
|
||||||
|
|
|
@ -75,12 +75,12 @@ void system_clock_init(void)
|
||||||
#ifdef BSP_AUDIO_PLL_CLOCK_SOURCE
|
#ifdef BSP_AUDIO_PLL_CLOCK_SOURCE
|
||||||
PDS_Set_Audio_PLL_Freq(BSP_AUDIO_PLL_CLOCK_SOURCE - ROOT_CLOCK_SOURCE_AUPLL_12288000_HZ);
|
PDS_Set_Audio_PLL_Freq(BSP_AUDIO_PLL_CLOCK_SOURCE - ROOT_CLOCK_SOURCE_AUPLL_12288000_HZ);
|
||||||
#endif
|
#endif
|
||||||
#if 1
|
#if XTAL_32K_TYPE == INTERNAL_RC_32K
|
||||||
HBN_32K_Sel(HBN_32K_RC);
|
HBN_32K_Sel(HBN_32K_RC);
|
||||||
HBN_Power_Off_Xtal_32K();
|
HBN_Power_Off_Xtal_32K();
|
||||||
#else
|
#else
|
||||||
HBN_32K_Sel(HBN_32K_XTAL);
|
|
||||||
HBN_Power_On_Xtal_32K();
|
HBN_Power_On_Xtal_32K();
|
||||||
|
HBN_32K_Sel(HBN_32K_XTAL);
|
||||||
#endif
|
#endif
|
||||||
if ((XTAL_TYPE == INTERNAL_RC_32M) || (XTAL_TYPE == XTAL_NONE)) {
|
if ((XTAL_TYPE == INTERNAL_RC_32M) || (XTAL_TYPE == XTAL_NONE)) {
|
||||||
HBN_Set_XCLK_CLK_Sel(HBN_XCLK_CLK_RC32M);
|
HBN_Set_XCLK_CLK_Sel(HBN_XCLK_CLK_RC32M);
|
||||||
|
|
Loading…
Add table
Add a link
Reference in a new issue