GitHub-Mirror/build
2
0
Fork 0
mirror of https://github.com/Fishwaldo/build.git synced 2025-07-16 09:59:09 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

Espressobin: add missing/corrected RAM topology

Browse source
This commit is contained in:
Igor Pecovnik 2019-12-13 07:53:48 +01:00
parent 9241c849b5
commit 1351bdfe3f
1 changed files with 22 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

22
packages/blobs/espressobin/DDR_TOPOLOGY_6.txt Normal file
View file

@ -0,0 +1,22 @@
#
# This file is the input for A3700 DDR porting tool,
# each item is one parameter for DDR topology, which will be parsed by
# DDR tool and generate DDR register list accordingly.
# Supported Marvell boards:
# DDR4 2CS : ESPERSSOBIN-DDR4 dual K4A8G165WB-BCRC (2GB)
#
#DDR4
ddr_type=1
#2CS
ddr_cs_mask=3
#DDR4_2400T
ddr_speedbin_index=11
#16BIT
ddr_bus_width_index=2
#16Gbits (2GB)
ddr_mem_size_index=4