mirror of
https://github.com/Fishwaldo/build.git
synced 2025-07-24 05:48:41 +00:00
Reverting sunxi/sunxi64 NEXT to 4.14. (#1087)
* Bump to 4.18, removing the obvious, fixing build problems, put some on waiting. * Pin 4.18 to DEV, rollback 4.14 to NEXT, adjust configs, remove one deprecated patch from NEXT and add board-h3-address-some-stability-issues.patch * Adjust few boards in development to new reality, removing it from NEXT for now * Adjust few board configs * Board config adjustement * Adjust few boards configs * Port NeoCore2 and Neo21.1 to 4.14.y * Adjust board config * Adjust board config
This commit is contained in:
parent
f64f031e74
commit
a57ce78b37
342 changed files with 2160795 additions and 5773 deletions
45
patch/kernel/sunxi-next/41-h3-h5-Add-r_i2c-controller.patch
Normal file
45
patch/kernel/sunxi-next/41-h3-h5-Add-r_i2c-controller.patch
Normal file
|
@ -0,0 +1,45 @@
|
|||
From cb4faa1940f5a33c2406c03476cf37ccc32f1997 Mon Sep 17 00:00:00 2001
|
||||
From: Ondrej Jirman <megous@megous.com>
|
||||
Date: Sun, 26 Feb 2017 16:09:28 +0100
|
||||
Subject: [PATCH 41/87] ARM: sunxi: h3/h5: Add r_i2c I2C controller
|
||||
|
||||
Allwinner H3/H5 SoCs have an I2C controller at PL GPIO bank.
|
||||
|
||||
Add support for it in the device tree.
|
||||
|
||||
Signed-off-by: Ondrej Jirman <megous@megous.com>
|
||||
[Icenowy: Change to use r_ccu and change pinmux node name]
|
||||
Signed-off-by: Icenowy Zheng <icenowy@aosc.io>
|
||||
Reviewed-by: Chen-Yu Tsai <wens@csie.org>
|
||||
---
|
||||
arch/arm/boot/dts/sunxi-h3-h5.dtsi | 14 ++++++++++++++
|
||||
1 file changed, 14 insertions(+)
|
||||
|
||||
diff --git a/arch/arm/boot/dts/sunxi-h3-h5.dtsi b/arch/arm/boot/dts/sunxi-h3-h5.dtsi
|
||||
index 3a5f2aad7449..19fb71d29159 100644
|
||||
--- a/arch/arm/boot/dts/sunxi-h3-h5.dtsi
|
||||
+++ b/arch/arm/boot/dts/sunxi-h3-h5.dtsi
|
||||
@@ -624,6 +624,20 @@
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
+ r_i2c: i2c@01f02400 {
|
||||
+ compatible = "allwinner,sun6i-a31-i2c";
|
||||
+ reg = <0x01f02400 0x400>;
|
||||
+ interrupts = <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>;
|
||||
+ pinctrl-names = "default";
|
||||
+ pinctrl-0 = <&r_i2c_pins>;
|
||||
+ clocks = <&r_ccu CLK_APB0_I2C>;
|
||||
+ clock-frequency = <100000>;
|
||||
+ resets = <&r_ccu RST_APB0_I2C>;
|
||||
+ status = "disabled";
|
||||
+ #address-cells = <1>;
|
||||
+ #size-cells = <0>;
|
||||
+ };
|
||||
+
|
||||
r_pio: pinctrl@01f02c00 {
|
||||
compatible = "allwinner,sun8i-h3-r-pinctrl";
|
||||
reg = <0x01f02c00 0x400>;
|
||||
--
|
||||
2.13.5
|
||||
|
Loading…
Add table
Add a link
Reference in a new issue