mirror of
https://github.com/Fishwaldo/build.git
synced 2025-03-29 02:01:21 +00:00
63 lines
1.6 KiB
Diff
63 lines
1.6 KiB
Diff
diff --git a/arch/arm64/boot/dts/rockchip/rk3399-rockpi4b.dts b/arch/arm64/boot/dts/rockchip/rk3399-rockpi4b.dts
|
|
index 9d6c4003f..7f10da2a8 100644
|
|
--- a/arch/arm64/boot/dts/rockchip/rk3399-rockpi4b.dts
|
|
+++ b/arch/arm64/boot/dts/rockchip/rk3399-rockpi4b.dts
|
|
@@ -284,7 +284,7 @@
|
|
snps,reset-active-low;
|
|
snps,reset-delays-us = <0 10000 50000>;
|
|
tx_delay = <0x28>;
|
|
- rx_delay = <0x20>;
|
|
+ rx_delay = <0x11>;
|
|
status = "okay";
|
|
};
|
|
|
|
@@ -511,10 +511,9 @@
|
|
vdd_gpu: regulator@41 {
|
|
compatible = "silergy,syr828";
|
|
reg = <0x41>;
|
|
- regulator-compatible = "fan53555-reg";
|
|
- pinctrl-0 = <&vsel2_gpio>;
|
|
- vsel-gpios = <&gpio1 RK_PB6 GPIO_ACTIVE_HIGH>;
|
|
fcs,suspend-voltage-selector = <1>;
|
|
+ pinctrl-names = "default";
|
|
+ pinctrl-0 = <&vsel2_gpio>;
|
|
regulator-name = "vdd_gpu";
|
|
regulator-min-microvolt = <712500>;
|
|
regulator-max-microvolt = <1500000>;
|
|
@@ -661,17 +660,13 @@
|
|
|
|
pcie {
|
|
pcie_pwr_en: pcie-pwr-en {
|
|
- rockchip,pins = <1 RK_PD0 RK_FUNC_GPIO &pcfg_pull_none>;
|
|
- };
|
|
-
|
|
- pcie_3g_drv: pcie-3g-drv {
|
|
- rockchip,pins = <0 RK_PA2 RK_FUNC_GPIO &pcfg_pull_up>;
|
|
+ rockchip,pins = <2 RK_PD2 RK_FUNC_GPIO &pcfg_pull_none>;
|
|
};
|
|
};
|
|
|
|
pmic {
|
|
pmic_int_l: pmic-int-l {
|
|
- rockchip,pins = <3 RK_PB2 RK_FUNC_GPIO &pcfg_pull_up>;
|
|
+ rockchip,pins = <1 RK_PC5 RK_FUNC_GPIO &pcfg_pull_up>;
|
|
};
|
|
|
|
vsel1_gpio: vsel1-gpio {
|
|
@@ -725,6 +720,8 @@
|
|
rockchip,pins = <4 0 RK_FUNC_1 &pcfg_pull_none>;
|
|
};
|
|
};
|
|
+
|
|
+
|
|
};
|
|
|
|
&pwm0 {
|
|
@@ -748,6 +745,7 @@
|
|
bus-width = <4>;
|
|
cap-mmc-highspeed;
|
|
cap-sd-highspeed;
|
|
+ cd-gpios = <&gpio0 RK_PA7 GPIO_ACTIVE_LOW>;
|
|
disable-wp;
|
|
sd-uhs-sdr104;
|
|
max-frequency = <150000000>;
|