mirror of
https://github.com/Fishwaldo/build.git
synced 2025-03-26 08:41:54 +00:00
50 lines
1.2 KiB
Diff
50 lines
1.2 KiB
Diff
This adds support for the SCPI protocol using an SMC mailbox and some
|
|
shared memory in SRAM.
|
|
The SCPI provider is implemented in the ARM Trusted Firmware layer
|
|
(running in EL3 on the application processor cores), triggered by an smc
|
|
call.
|
|
|
|
Signed-off-by: Andre Przywara <andre.p...@arm.com>
|
|
---
|
|
arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi | 26 ++++++++++++++++++++++++++
|
|
1 file changed, 26 insertions(+)
|
|
|
|
diff --git a/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi b/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi
|
|
index 9d00622..ef6f10e 100644
|
|
--- a/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi
|
|
+++ b/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi
|
|
@@ -124,6 +124,32 @@
|
|
(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
|
|
};
|
|
|
|
+ mailbox: mbox@0 {
|
|
+ compatible = "arm,smc-mbox";
|
|
+ #mbox-cells = <1>;
|
|
+ arm,smc-func-ids = <0x82000001>;
|
|
+ };
|
|
+
|
|
+ sram: sram@10000{
|
|
+ compatible = "mmio-sram";
|
|
+ reg = <0x10000 0x8000>;
|
|
+
|
|
+ #address-cells = <1>;
|
|
+ #size-cells = <1>;
|
|
+ ranges = <0 0x10000 0x8000>;
|
|
+
|
|
+ cpu_scp_mem: scp-shmem@7e00 {
|
|
+ compatible = "mmio-sram";
|
|
+ reg = <0x7e00 0x200>;
|
|
+ };
|
|
+ };
|
|
+
|
|
+ scpi {
|
|
+ compatible = "arm,scpi";
|
|
+ mboxes = <&mailbox 0>;
|
|
+ shmem = <&cpu_scp_mem>;
|
|
+ };
|
|
+
|
|
soc {
|
|
compatible = "simple-bus";
|
|
#address-cells = <1>;
|
|
--
|
|
2.9.0
|