mirror of
https://github.com/Fishwaldo/build.git
synced 2025-03-28 01:31:35 +00:00
55 lines
1.9 KiB
Diff
55 lines
1.9 KiB
Diff
From b71818cbda252fc0ceb09939518376141f3b63ce Mon Sep 17 00:00:00 2001
|
|
From: Chen-Yu Tsai <wens@csie.org>
|
|
Date: Mon, 6 Jan 2020 17:00:30 +0800
|
|
Subject: arm64: dts: allwinner: sun50i-a64: Use macros for newly exported
|
|
clocks
|
|
|
|
A few clocks from the CCU were exported later, and references to them in
|
|
the device tree were using raw numbers.
|
|
|
|
Now that the DT binding header changes are in as well, switch to the
|
|
macros for more clarity.
|
|
|
|
Signed-off-by: Chen-Yu Tsai <wens@csie.org>
|
|
Signed-off-by: Maxime Ripard <maxime@cerno.tech>
|
|
---
|
|
arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi | 7 ++++---
|
|
1 file changed, 4 insertions(+), 3 deletions(-)
|
|
|
|
(limited to 'arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi')
|
|
|
|
diff --git a/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi b/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi
|
|
index 92688b89c2a4..293059ffbbf6 100644
|
|
--- a/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi
|
|
+++ b/arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi
|
|
@@ -590,7 +590,7 @@
|
|
interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>,
|
|
<GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>;
|
|
- clocks = <&ccu 58>, <&osc24M>, <&rtc 0>;
|
|
+ clocks = <&ccu CLK_BUS_PIO>, <&osc24M>, <&rtc 0>;
|
|
clock-names = "apb", "hosc", "losc";
|
|
gpio-controller;
|
|
#gpio-cells = <3>;
|
|
@@ -1091,7 +1091,7 @@
|
|
compatible = "allwinner,sun50i-a64-hdmi-phy";
|
|
reg = <0x01ef0000 0x10000>;
|
|
clocks = <&ccu CLK_BUS_HDMI>, <&ccu CLK_HDMI_DDC>,
|
|
- <&ccu 7>;
|
|
+ <&ccu CLK_PLL_VIDEO0>;
|
|
clock-names = "bus", "mod", "pll-0";
|
|
resets = <&ccu RST_BUS_HDMI0>;
|
|
reset-names = "phy";
|
|
@@ -1121,7 +1121,8 @@
|
|
r_ccu: clock@1f01400 {
|
|
compatible = "allwinner,sun50i-a64-r-ccu";
|
|
reg = <0x01f01400 0x100>;
|
|
- clocks = <&osc24M>, <&rtc 0>, <&rtc 2>, <&ccu 11>;
|
|
+ clocks = <&osc24M>, <&rtc 0>, <&rtc 2>,
|
|
+ <&ccu CLK_PLL_PERIPH0>;
|
|
clock-names = "hosc", "losc", "iosc", "pll-periph";
|
|
#clock-cells = <1>;
|
|
#reset-cells = <1>;
|
|
--
|
|
cgit 1.2-0.3.lf.el7
|
|
|