mirror of
https://github.com/Fishwaldo/build.git
synced 2025-03-28 17:51:40 +00:00
82 lines
2.1 KiB
Diff
82 lines
2.1 KiB
Diff
diff --git a/drivers/staging/fbtft/fb_st7789v.c b/drivers/staging/fbtft/fb_st7789v.c
|
|
index 3c3f38793..3a280cc18 100644
|
|
--- a/drivers/staging/fbtft/fb_st7789v.c
|
|
+++ b/drivers/staging/fbtft/fb_st7789v.c
|
|
@@ -20,6 +20,12 @@
|
|
"70 2C 2E 15 10 09 48 33 53 0B 19 18 20 25\n" \
|
|
"70 2C 2E 15 10 09 48 33 53 0B 19 18 20 25"
|
|
|
|
+#define HSD20_IPS_GAMMA \
|
|
+ "D0 05 0A 09 08 05 2E 44 45 0F 17 16 2B 33\n" \
|
|
+ "D0 05 0A 09 08 05 2E 43 45 0F 16 16 2B 33"
|
|
+
|
|
+#define HSD20_IPS 1
|
|
+
|
|
/**
|
|
* enum st7789v_command - ST7789V display controller commands
|
|
*
|
|
@@ -82,14 +88,20 @@ static int init_display(struct fbtft_par *par)
|
|
|
|
/* set pixel format to RGB-565 */
|
|
write_reg(par, MIPI_DCS_SET_PIXEL_FORMAT, MIPI_DCS_PIXEL_FMT_16BIT);
|
|
+ if (HSD20_IPS)
|
|
+ write_reg(par, PORCTRL, 0x05, 0x05, 0x00, 0x33, 0x33);
|
|
|
|
- write_reg(par, PORCTRL, 0x08, 0x08, 0x00, 0x22, 0x22);
|
|
+ else
|
|
+ write_reg(par, PORCTRL, 0x08, 0x08, 0x00, 0x22, 0x22);
|
|
|
|
/*
|
|
* VGH = 13.26V
|
|
* VGL = -10.43V
|
|
*/
|
|
- write_reg(par, GCTRL, 0x35);
|
|
+ if (HSD20_IPS)
|
|
+ write_reg(par, GCTRL, 0x75);
|
|
+ else
|
|
+ write_reg(par, GCTRL, 0x35);
|
|
|
|
/*
|
|
* VDV and VRH register values come from command write
|
|
@@ -101,13 +113,19 @@ static int init_display(struct fbtft_par *par)
|
|
* VAP = 4.1V + (VCOM + VCOM offset + 0.5 * VDV)
|
|
* VAN = -4.1V + (VCOM + VCOM offset + 0.5 * VDV)
|
|
*/
|
|
- write_reg(par, VRHS, 0x0B);
|
|
+ if (HSD20_IPS)
|
|
+ write_reg(par, VRHS, 0x13);
|
|
+ else
|
|
+ write_reg(par, VRHS, 0x0B);
|
|
|
|
/* VDV = 0V */
|
|
write_reg(par, VDVS, 0x20);
|
|
|
|
/* VCOM = 0.9V */
|
|
- write_reg(par, VCOMS, 0x20);
|
|
+ if (HSD20_IPS)
|
|
+ write_reg(par, VCOMS, 0x22);
|
|
+ else
|
|
+ write_reg(par, VCOMS, 0x20);
|
|
|
|
/* VCOM offset = 0V */
|
|
write_reg(par, VCMOFSET, 0x20);
|
|
@@ -120,6 +138,10 @@ static int init_display(struct fbtft_par *par)
|
|
write_reg(par, PWCTRL1, 0xA4, 0xA1);
|
|
|
|
write_reg(par, MIPI_DCS_SET_DISPLAY_ON);
|
|
+
|
|
+ if (HSD20_IPS)
|
|
+ write_reg(par, MIPI_DCS_ENTER_INVERT_MODE);
|
|
+
|
|
return 0;
|
|
}
|
|
|
|
@@ -234,7 +256,7 @@ static struct fbtft_display display = {
|
|
.height = 320,
|
|
.gamma_num = 2,
|
|
.gamma_len = 14,
|
|
- .gamma = DEFAULT_GAMMA,
|
|
+ .gamma = HSD20_IPS_GAMMA,
|
|
.fbtftops = {
|
|
.init_display = init_display,
|
|
.set_var = set_var,
|