mirror of
https://github.com/Fishwaldo/build.git
synced 2025-03-27 17:21:34 +00:00
78d28f8083
1, format all patches from https://github.com/megous/linux `git format-patch 79bf89b88a87f2ebf147f76d8c40183283b49b51...2a7cb228d29c3882c1414c10a44c5f3f59bfa44d` and copy them to sunxi-next with prefix `0000-` 2, remove unnecessary patches, due to they are revert of upstream patches:4d867e2bd64e674a3000b8e05fe47e8bb8175edda2888276ee3, remove fail to apply and no use:960ddd63a84, remove WireGuard patch:1cd13b836c5, remove meaningless patch:f26e36379a6, remove merged or included by megous/linux patches: 0112-mfd-axp20x-Add-supported-cells-for-AXP803.patch board-bpi-m3-make-ethernet-working.patch board-pine-h6-pine-h6-0025-phy-sun4i-usb-add-support-for-missing-USB-PHY-index.patch 7, remove stable release update patches. ignored. 8, rebase sunxi-next/sunxi64-next to upstream linux-4.19.y test result: all patches applied, no error. orangepipc/orangpioneplus build OK. Signed-off-by: Zhang Ning <832666+zhangn1985@users.noreply.github.com>
53 lines
1.6 KiB
Diff
53 lines
1.6 KiB
Diff
From 7fe79d7ef105939f10903d87c44b8ea4da3bc4ae Mon Sep 17 00:00:00 2001
|
|
From: Ondrej Jirman <megous@megous.com>
|
|
Date: Sat, 30 Sep 2017 02:46:55 +0200
|
|
Subject: [PATCH 31/82] ARM: dts: sun8i-a83t: Add CSI0 node for cmos sensor
|
|
interface driver
|
|
|
|
Signed-off-by: Ondrej Jirman <megous@megous.com>
|
|
---
|
|
arch/arm/boot/dts/sun8i-a83t.dtsi | 21 +++++++++++++++++++++
|
|
1 file changed, 21 insertions(+)
|
|
|
|
diff --git a/arch/arm/boot/dts/sun8i-a83t.dtsi b/arch/arm/boot/dts/sun8i-a83t.dtsi
|
|
index 00a02b037320..66f035ead79a 100644
|
|
--- a/arch/arm/boot/dts/sun8i-a83t.dtsi
|
|
+++ b/arch/arm/boot/dts/sun8i-a83t.dtsi
|
|
@@ -636,6 +636,20 @@
|
|
#reset-cells = <1>;
|
|
};
|
|
|
|
+ csi0: csi@01cb0000 {
|
|
+ compatible = "allwinner,sun8i-a83t-csi";
|
|
+ reg = <0x01cb0000 0x1000>; /* manual says 0x40000 size */
|
|
+ #address-cells = <1>;
|
|
+ #size-cells = <0>;
|
|
+ interrupts = <GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>;
|
|
+ clocks = <&ccu CLK_BUS_CSI>,
|
|
+ <&ccu CLK_CSI_SCLK>,
|
|
+ <&ccu CLK_DRAM_CSI>;
|
|
+ clock-names = "ahb", "mod", "ram";
|
|
+ resets = <&ccu RST_BUS_CSI>;
|
|
+ status = "disabled";
|
|
+ };
|
|
+
|
|
pio: pinctrl@1c20800 {
|
|
compatible = "allwinner,sun8i-a83t-pinctrl";
|
|
interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>,
|
|
@@ -649,6 +663,13 @@
|
|
#interrupt-cells = <3>;
|
|
#gpio-cells = <3>;
|
|
|
|
+ csi0_pins: csi0-pins {
|
|
+ pins = "PE0", "PE1", "PE2", "PE3", "PE4",
|
|
+ "PE5", "PE6", "PE7", "PE8", "PE9",
|
|
+ "PE10", "PE11", "PE12", "PE13";
|
|
+ function = "csi";
|
|
+ };
|
|
+
|
|
emac_rgmii_pins: emac-rgmii-pins {
|
|
pins = "PD2", "PD3", "PD4", "PD5", "PD6", "PD7",
|
|
"PD11", "PD12", "PD13", "PD14", "PD18",
|
|
--
|
|
2.20.1
|
|
|