mirror of
https://github.com/Fishwaldo/build.git
synced 2025-03-27 17:21:34 +00:00
71 lines
2.1 KiB
Diff
71 lines
2.1 KiB
Diff
From 2878ea522ede6a743148419877ef28b3387369a3 Mon Sep 17 00:00:00 2001
|
|
From: Jerome Brunet <jbrunet@baylibre.com>
|
|
Date: Sun, 12 Feb 2017 00:58:59 +0100
|
|
Subject: [PATCH 81/93] dt-bindings: expose i2s dma and dai clock gates
|
|
|
|
Signed-off-by: Jerome Brunet <jbrunet@baylibre.com>
|
|
---
|
|
drivers/clk/meson/gxbb.h | 10 +++++-----
|
|
include/dt-bindings/clock/gxbb-clkc.h | 5 +++++
|
|
2 files changed, 10 insertions(+), 5 deletions(-)
|
|
|
|
diff --git a/drivers/clk/meson/gxbb.h b/drivers/clk/meson/gxbb.h
|
|
index 740b755f..2c66d88 100644
|
|
--- a/drivers/clk/meson/gxbb.h
|
|
+++ b/drivers/clk/meson/gxbb.h
|
|
@@ -206,16 +206,16 @@
|
|
#define CLKID_I2S_SPDIF 35
|
|
#define CLKID_ETH 36
|
|
#define CLKID_DEMUX 37
|
|
-#define CLKID_AIU_GLUE 38
|
|
+/* CLKID_AIU_GLUE */
|
|
#define CLKID_IEC958 39
|
|
-#define CLKID_I2S_OUT 40
|
|
+/* CLKID_I2S_OUT */
|
|
#define CLKID_AMCLK 41
|
|
#define CLKID_AIFIFO2 42
|
|
#define CLKID_MIXER 43
|
|
-#define CLKID_MIXER_IFACE 44
|
|
+/* CLKID_MIXER_IFACE */
|
|
#define CLKID_ADC 45
|
|
#define CLKID_BLKMV 46
|
|
-#define CLKID_AIU 47
|
|
+/* CLKID_AIU */
|
|
#define CLKID_UART1 48
|
|
#define CLKID_G2D 49
|
|
/* CLKID_USB0 */
|
|
@@ -248,7 +248,7 @@
|
|
/* CLKID_GCLK_VENCI_INT0 */
|
|
#define CLKID_GCLK_VENCI_INT 78
|
|
#define CLKID_DAC_CLK 79
|
|
-#define CLKID_AOCLK_GATE 80
|
|
+/* CLKID_AOCLK_GATE */
|
|
#define CLKID_IEC958_GATE 81
|
|
#define CLKID_ENC480P 82
|
|
#define CLKID_RNG1 83
|
|
diff --git a/include/dt-bindings/clock/gxbb-clkc.h b/include/dt-bindings/clock/gxbb-clkc.h
|
|
index 0e690ac..ce5e0da 100644
|
|
--- a/include/dt-bindings/clock/gxbb-clkc.h
|
|
+++ b/include/dt-bindings/clock/gxbb-clkc.h
|
|
@@ -18,6 +18,10 @@
|
|
#define CLKID_SPI 34
|
|
#define CLKID_I2C 22
|
|
#define CLKID_ETH 36
|
|
+#define CLKID_AIU_GLUE 38
|
|
+#define CLKID_I2S_OUT 40
|
|
+#define CLKID_MIXER_IFACE 44
|
|
+#define CLKID_AIU 47
|
|
#define CLKID_USB0 50
|
|
#define CLKID_USB1 51
|
|
#define CLKID_USB 55
|
|
@@ -25,6 +29,7 @@
|
|
#define CLKID_USB1_DDR_BRIDGE 64
|
|
#define CLKID_USB0_DDR_BRIDGE 65
|
|
#define CLKID_GCLK_VENCI_INT0 77
|
|
+#define CLKID_AOCLK_GATE 80
|
|
#define CLKID_AO_I2C 93
|
|
#define CLKID_SD_EMMC_A 94
|
|
#define CLKID_SD_EMMC_B 95
|
|
--
|
|
1.9.1
|
|
|