mirror of
https://github.com/Fishwaldo/build.git
synced 2025-07-23 21:39:02 +00:00
AR-1 - Adding support category for distributions AR-4 - Remove Allwinner legacy AR-5 - Drop Udoo family and move Udoo board into newly created imx6 family AR-9 - Rename sunxi-next to sunxi-legacy AR-10 - Rename sunxi-dev to sunxi-current AR-11 - Adding Radxa Rockpi S support AR-13 - Rename rockchip64-default to rockchip64-legacy AR-14 - Add rockchip64-current as mainline source AR-15 - Drop Rockchip 4.19.y NEXT, current become 5.3.y AR-16 - Rename RK3399 default to legacy AR-17 - Rename Odroid XU4 next and default to legacy 4.14.y, add DEV 5.4.y AR-18 - Add Odroid N2 current mainline AR-19 - Move Odroid C1 to meson family AR-20 - Rename mvebu64-default to mvebu64-legacy AR-21 - Rename mvebu-default to mvebu-legacy AR-22 - Rename mvebu-next to mvebu-current AR-23 - Drop meson64 default and next, current becomes former DEV 5.3.y AR-24 - Drop cubox family and move Cubox/Hummingboard boards under imx6 AR-26 - Adjust motd AR-27 - Enabling distribution release status AR-28 - Added new GCC compilers AR-29 - Implementing Ubuntu Eoan AR-30 - Add desktop packages per board or family AR-31 - Remove (Ubuntu/Debian) distribution name from image filename AR-32 - Move arch configs from configuration.sh to separate arm64 and armhf config files AR-33 - Revision numbers for beta builds changed to day_in_the_year AR-34 - Patches support linked patches AR-35 - Break meson64 family into gxbb and gxl AR-36 - Add Nanopineo2 Black AR-38 - Upgrade option from old branches to new one via armbian-config AR-41 - Show full timezone info AR-43 - Merge Odroid N2 to meson64 AR-44 - Enable FORCE_BOOTSCRIPT_UPDATE for all builds
95 lines
3.3 KiB
Diff
95 lines
3.3 KiB
Diff
From 92e5c7876cef2b53ed3d1701169fcd93b73e0e33 Mon Sep 17 00:00:00 2001
|
|
From: Philipp Rossak <embed3d@gmail.com>
|
|
Date: Sat, 20 Jan 2018 13:25:21 +0100
|
|
Subject: [PATCH 009/146] dt-bindings: update the Allwinner GPADC device tree
|
|
binding for H3 & A83T
|
|
|
|
Allwinner H3 features a thermal sensor like the one in A33, but has its
|
|
register re-arranged, the clock divider moved to CCU (originally the
|
|
clock divider is in ADC) and added a pair of bus clock and reset.
|
|
|
|
Allwinner A83T features a thermal sensor similar to the H3, the ths clock,
|
|
the bus clock and the reset was removed from the CCU. The THS in A83T
|
|
has a clock that is directly connected and runs with 24 MHz.
|
|
|
|
Update the binding document to cover H3 and A83T.
|
|
|
|
Signed-off-by: Philipp Rossak <embed3d@gmail.com>
|
|
---
|
|
.../devicetree/bindings/mfd/sun4i-gpadc.txt | 50 +++++++++++++++++--
|
|
1 file changed, 47 insertions(+), 3 deletions(-)
|
|
|
|
diff --git a/Documentation/devicetree/bindings/mfd/sun4i-gpadc.txt b/Documentation/devicetree/bindings/mfd/sun4i-gpadc.txt
|
|
index 86dd8191b04c..f6b939617a6d 100644
|
|
--- a/Documentation/devicetree/bindings/mfd/sun4i-gpadc.txt
|
|
+++ b/Documentation/devicetree/bindings/mfd/sun4i-gpadc.txt
|
|
@@ -4,12 +4,35 @@ The Allwinner SoCs all have an ADC that can also act as a thermal sensor
|
|
and sometimes as a touchscreen controller.
|
|
|
|
Required properties:
|
|
- - compatible: "allwinner,sun8i-a33-ths",
|
|
+ - compatible: must contain one of the following compatibles:
|
|
+ - "allwinner,sun8i-a33-ths"
|
|
+ - "allwinner,sun8i-h3-ths"
|
|
+ - "allwinner,sun8i-a83t-ths"
|
|
- reg: mmio address range of the chip,
|
|
- - #thermal-sensor-cells: shall be 0,
|
|
+ - #thermal-sensor-cells: shall be 0 or 1,
|
|
- #io-channel-cells: shall be 0,
|
|
|
|
-Example:
|
|
+Required properties for the following compatibles:
|
|
+ - "allwinner,sun8i-h3-ths"
|
|
+ - "allwinner,sun8i-a83t-ths"
|
|
+ - interrupts: the sampling interrupt of the ADC,
|
|
+
|
|
+Required properties for the following compatibles:
|
|
+ - "allwinner,sun8i-h3-ths"
|
|
+ - clocks: the bus clock and the input clock of the ADC,
|
|
+ - clock-names: should be "bus" and "mod",
|
|
+ - resets: the bus reset of the ADC,
|
|
+
|
|
+Optional properties for the following compatibles:
|
|
+ - "allwinner,sun8i-h3-ths"
|
|
+ - nvmem-cells: A phandle to the calibration data provided by a nvmem device.
|
|
+ If unspecified default values shall be used. The size should
|
|
+ be 0x4 or 0x8, depending on the amount of CDATA registers.
|
|
+ - nvmem-cell-names: Should be "calibration".
|
|
+
|
|
+Details see: bindings/nvmem/nvmem.txt
|
|
+
|
|
+Example for A33:
|
|
ths: ths@1c25000 {
|
|
compatible = "allwinner,sun8i-a33-ths";
|
|
reg = <0x01c25000 0x100>;
|
|
@@ -17,6 +40,27 @@ Example:
|
|
#io-channel-cells = <0>;
|
|
};
|
|
|
|
+Example for H3:
|
|
+ ths: thermal-sensor@1c25000 {
|
|
+ compatible = "allwinner,sun8i-h3-ths";
|
|
+ reg = <0x01c25000 0x400>;
|
|
+ clocks = <&ccu CLK_BUS_THS>, <&ccu CLK_THS>;
|
|
+ clock-names = "bus", "mod";
|
|
+ resets = <&ccu RST_BUS_THS>;
|
|
+ interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>;
|
|
+ #thermal-sensor-cells = <0>;
|
|
+ #io-channel-cells = <0>;
|
|
+ };
|
|
+
|
|
+Example for A83T:
|
|
+ ths: thermal-sensor@1f04000 {
|
|
+ compatible = "allwinner,sun8i-a83t-ths";
|
|
+ reg = <0x01f04000 0x100>;
|
|
+ interrupts = <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>;
|
|
+ #thermal-sensor-cells = <1>;
|
|
+ #io-channel-cells = <0>;
|
|
+ };
|
|
+
|
|
sun4i, sun5i and sun6i SoCs are also supported via the older binding:
|
|
|
|
sun4i resistive touchscreen controller
|
|
--
|
|
2.17.1
|
|
|