mirror of
https://github.com/Fishwaldo/build.git
synced 2025-07-23 13:29:33 +00:00
a57ce78b37
* Bump to 4.18, removing the obvious, fixing build problems, put some on waiting. * Pin 4.18 to DEV, rollback 4.14 to NEXT, adjust configs, remove one deprecated patch from NEXT and add board-h3-address-some-stability-issues.patch * Adjust few boards in development to new reality, removing it from NEXT for now * Adjust few board configs * Board config adjustement * Adjust few boards configs * Port NeoCore2 and Neo21.1 to 4.14.y * Adjust board config * Adjust board config
43 lines
1.3 KiB
Diff
43 lines
1.3 KiB
Diff
diff --git a/Documentation/devicetree/bindings/bus/sun50i-de2-bus.txt b/Documentation/devicetree/bindings/bus/sun50i-de2-bus.txt
|
|
new file mode 100644
|
|
index 000000000000..87dfb33fb3be
|
|
--- /dev/null
|
|
+++ b/Documentation/devicetree/bindings/bus/sun50i-de2-bus.txt
|
|
@@ -0,0 +1,37 @@
|
|
+Device tree bindings for Allwinner A64 DE2 bus
|
|
+
|
|
+The Allwinner A64 DE2 is on a special bus, which needs a SRAM region (SRAM C)
|
|
+to be claimed for enabling the access.
|
|
+
|
|
+Required properties:
|
|
+
|
|
+ - compatible: Should contain "allwinner,sun50i-a64-de2"
|
|
+ - reg: A resource specifier for the register space
|
|
+ - #address-cells: Must be set to 1
|
|
+ - #size-cells: Must be set to 1
|
|
+ - ranges: Must be set up to map the address space inside the
|
|
+ DE2, for the sub-blocks of DE2.
|
|
+ - allwinner,sram: the SRAM that needs to be claimed
|
|
+
|
|
+Example:
|
|
+
|
|
+ de2@1000000 {
|
|
+ compatible = "allwinner,sun50i-a64-de2";
|
|
+ reg = <0x1000000 0x400000>;
|
|
+ allwinner,sram = <&de2_sram 1>;
|
|
+ #address-cells = <1>;
|
|
+ #size-cells = <1>;
|
|
+ ranges = <0 0x1000000 0x400000>;
|
|
+
|
|
+ display_clocks: clock@0 {
|
|
+ compatible = "allwinner,sun50i-a64-de2-clk";
|
|
+ reg = <0x0 0x100000>;
|
|
+ clocks = <&ccu CLK_DE>,
|
|
+ <&ccu CLK_BUS_DE>;
|
|
+ clock-names = "mod",
|
|
+ "bus";
|
|
+ resets = <&ccu RST_BUS_DE>;
|
|
+ #clock-cells = <1>;
|
|
+ #reset-cells = <1>;
|
|
+ };
|
|
+ };
|