GitHub-Mirror/linux-bl808
2
0
Fork 0
mirror of https://github.com/Fishwaldo/linux-bl808.git synced 2025-06-17 20:25:19 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

spi: mediatek: add tick_delay support

Browse source 
This patch support tick_delay setting, some users need use
high-speed spi speed, which can use tick_delay to tuning spi clk timing.

Signed-off-by: Mason Zhang <Mason.Zhang@mediatek.com>
Link: https://lore.kernel.org/r/20210713114048.29509-1-mason.zhang@mediatek.com
Signed-off-by: Mark Brown <broonie@kernel.org>
This commit is contained in:
Mason Zhang 2021-07-13 19:40:49 +08:00 • committed by Mark Brown
parent 65ab894f2e
commit f84d866ab4
No known key found for this signature in database
GPG key ID: 24D68B725D5487D0
2 changed files with 11 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

11
drivers/spi/spi-mt65xx.c
View file

@ -42,8 +42,9 @@
#define SPI_CFG1_CS_IDLE_OFFSET 0 #define SPI_CFG1_CS_IDLE_OFFSET 0
#define SPI_CFG1_PACKET_LOOP_OFFSET 8 #define SPI_CFG1_PACKET_LOOP_OFFSET 8
#define SPI_CFG1_PACKET_LENGTH_OFFSET 16 #define SPI_CFG1_PACKET_LENGTH_OFFSET 16
#define SPI_CFG1_GET_TICK_DLY_OFFSET 30 #define SPI_CFG1_GET_TICK_DLY_OFFSET 29
#define SPI_CFG1_GET_TICK_DLY_MASK 0xe0000000
#define SPI_CFG1_CS_IDLE_MASK 0xff #define SPI_CFG1_CS_IDLE_MASK 0xff
#define SPI_CFG1_PACKET_LOOP_MASK 0xff00 #define SPI_CFG1_PACKET_LOOP_MASK 0xff00
#define SPI_CFG1_PACKET_LENGTH_MASK 0x3ff0000 #define SPI_CFG1_PACKET_LENGTH_MASK 0x3ff0000
@ -152,6 +153,7 @@ static const struct mtk_spi_compatible mt6893_compat = {
*/ */
static const struct mtk_chip_config mtk_default_chip_info = { static const struct mtk_chip_config mtk_default_chip_info = {
.sample_sel = 0, .sample_sel = 0,
.tick_delay = 0,
}; };
static const struct of_device_id mtk_spi_of_match[] = { static const struct of_device_id mtk_spi_of_match[] = {
@ -275,6 +277,13 @@ static int mtk_spi_prepare_message(struct spi_master *master,
writel(mdata->pad_sel[spi->chip_select], writel(mdata->pad_sel[spi->chip_select],
mdata->base + SPI_PAD_SEL_REG); mdata->base + SPI_PAD_SEL_REG);
/* tick delay */
reg_val = readl(mdata->base + SPI_CFG1_REG);
reg_val &= ~SPI_CFG1_GET_TICK_DLY_MASK;
reg_val |= ((chip_config->tick_delay & 0x7)
<< SPI_CFG1_GET_TICK_DLY_OFFSET);
writel(reg_val, mdata->base + SPI_CFG1_REG);
return 0; return 0;
} }

1
include/linux/platform_data/spi-mt65xx.h
View file

@ -12,5 +12,6 @@
/* Board specific platform_data */ /* Board specific platform_data */
struct mtk_chip_config { struct mtk_chip_config {
u32 sample_sel; u32 sample_sel;
u32 tick_delay;
}; };
#endif #endif