mirror of
https://github.com/Fishwaldo/meta-riscv.git
synced 2025-03-17 12:31:29 +00:00
u-boot: Be mindful of other BSPs when it comes to u-boot overrides
We are sort of hijacking OE-Core recipe here, so lets be careful and make it such that it only happens for risv64, which makes a multi-BSP scenario work again. This repo seems to be rebasing :( so add rebaseable=1 so bitbake knows about it update to latest rev as of today Signed-off-by: Khem Raj <raj.khem@gmail.com>
This commit is contained in:
parent
e5215d85c9
commit
3de0744bbd
1 changed files with 4 additions and 2 deletions
|
@ -1,3 +1,5 @@
|
|||
SRC_URI = "git://git.denx.de/u-boot-x86.git;branch=riscv-working"
|
||||
SRC_URI_riscv64 = "git://git.denx.de/u-boot-x86.git;branch=riscv-working;rebaseable=1"
|
||||
|
||||
SRCREV = "0b6036bcfd4bd9d9ef7687db43a4573e48ad0836"
|
||||
SRCREV_riscv64 = "07985f7aedfc017f539fb1984d432497193121cb"
|
||||
|
||||
COMPATIBLE_MACHINE_qemuriscv64 = "qemuriscv64"
|
||||
|
|
Loading…
Add table
Reference in a new issue