mirror of
https://github.com/Fishwaldo/opensbi.git
synced 2025-03-15 19:31:32 +00:00
docs: Add a payload section about coreboot support #116
Signed-off-by: Shawn Chang <citypw@gmail.com>
This commit is contained in:
parent
10baa64c02
commit
03ec350c83
1 changed files with 24 additions and 0 deletions
24
docs/external/coreboot.md
vendored
Normal file
24
docs/external/coreboot.md
vendored
Normal file
|
@ -0,0 +1,24 @@
|
|||
OpenSBI as coreboot payload
|
||||
==============================
|
||||
|
||||
[coreboot](https://www.coreboot.org/) is a free/libre and open source firmware platform support multiple hardware architectures( x86, ARMv7, arm64, PowerPC64, MIPS and RISC-V) and diverse hardware models. In RISC-V world, coreboot currently support HiFive Unleashed with OpenSBI as a payload to boot GNU/Linux:
|
||||
|
||||
```
|
||||
SiFive HiFive unleashed's original firmware boot process:
|
||||
+-----------+
|
||||
+------+ +------+ +------+ | BBL |
|
||||
| MSEL |--->| ZSBL |--->| FSBL |--->| +-------+
|
||||
+------+ +------+ +------+ | | linux |
|
||||
+---+-------+
|
||||
|
||||
coreboot boot process:
|
||||
+---------------------------------------------------------------------+
|
||||
| coreboot |
|
||||
+------+ +------+ | +-----------+ +----------+ +----------+ +-----------------------+
|
||||
| MSEL |-->| ZSBL |-->| | bootblock |->| romstage |->| ramstage |->| payload ( OpenSBI) |
|
||||
+------+ +------+ | +-----------+ +----------+ +----------+ | +-------+ |
|
||||
| | | linux | |
|
||||
+---------------------------------------------+-------------+-------+-+
|
||||
```
|
||||
|
||||
The upstreaming work is still in progress. There's a [documentation](https://github.com/hardenedlinux/embedded-iot_profile/blob/master/docs/riscv/hifiveunleashed_coreboot_notes-en.md) about how to build [out-of-tree code](https://github.com/hardenedlinux/coreboot-HiFiveUnleashed) to load OpenSBI.
|
Loading…
Add table
Reference in a new issue