GitHub-Mirror/opensbi
2
0
Fork 0
mirror of https://github.com/Fishwaldo/opensbi.git synced 2025-03-17 12:21:35 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

treewide: Use conventional names for 32-bit and 64-bit

Browse source 
There are several places in the source tree that have:

  32bit, 32 bit, 64bit, 64 bit

Fix by using the conventional names with a hyphen.

Signed-off-by: Bin Meng <bmeng.cn@gmail.com>
Reviewed-by: Lukas Auer <lukas.auer@aisec.fraunhofer.de>
Acked-by: Anup Patel <anup.patel@wdc.com>
This commit is contained in:
Bin Meng 2019-07-23 21:29:59 -07:00 • committed by Anup Patel
parent c90009aa20
commit 85546a5477
6 changed files with 15 additions and 15 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
README.md
View file

@ -47,7 +47,7 @@ cross-compilation, you can build your own toolchain or just download
a prebuilt one from the
[Bootlin toolchain repository] (https://toolchains.bootlin.com/).
Please note that only a 64bit version of the toolchain is available in
Please note that only a 64-bit version of the toolchain is available in
the Bootlin toolchain repository for now.
Building and Installing the OpenSBI Platform-Independent Library

4
docs/platform/qemu_sifive_u.md
View file

@ -13,8 +13,8 @@ Platform Options
The *QEMU SiFive Unleashed Machine* platform does not have any platform specific
options.
Executing on QEMU RISC-V 64bit
------------------------------
Executing on QEMU RISC-V 64-bit
-------------------------------
**No Payload Case**

8
docs/platform/qemu_virt.md
View file

@ -15,8 +15,8 @@ Platform Options
The *QEMU RISC-V Virt Machine* platform does not have any platform-specific
options.
Execution on QEMU RISC-V 64bit
------------------------------
Execution on QEMU RISC-V 64-bit
-------------------------------
**No Payload Case**
@ -82,8 +82,8 @@ qemu-system-riscv64 -M virt -m 256M -nographic \
```
Execution on QEMU RISC-V 32bit
------------------------------
Execution on QEMU RISC-V 32-bit
-------------------------------
**No Payload Case**

2
include/sbi/sbi_platform.h
View file

@ -417,7 +417,7 @@ static inline int sbi_platform_ipi_init(const struct sbi_platform *plat,
*
* @param plat pointer to struct sbi_platform
*
* @return 64bit timer value
* @return 64-bit timer value
*/
static inline u64 sbi_platform_timer_value(const struct sbi_platform *plat)
{

10
platform/kendryte/k210/platform.h
View file

@ -37,7 +37,7 @@
/* Under TileLink */
#define GPIOHS_BASE_ADDR (0x38001000U)
/* Under AXI 64 bit */
/* Under AXI 64-bit */
#define RAM_BASE_ADDR (0x80000000U)
#define RAM_SIZE (6 * 1024 * 1024U)
@ -59,10 +59,10 @@
#define ROM_BASE_ADDR (0x88000000U)
#define ROM_SIZE (128 * 1024U)
/* Under AHB 32 bit */
/* Under AHB 32-bit */
#define DMAC_BASE_ADDR (0x50000000U)
/* Under APB1 32 bit */
/* Under APB1 32-bit */
#define GPIO_BASE_ADDR (0x50200000U)
#define UART1_BASE_ADDR (0x50210000U)
#define UART2_BASE_ADDR (0x50220000U)
@ -80,7 +80,7 @@
#define TIMER1_BASE_ADDR (0x502E0000U)
#define TIMER2_BASE_ADDR (0x502F0000U)
/* Under APB2 32 bit */
/* Under APB2 32-bit */
#define WDT0_BASE_ADDR (0x50400000U)
#define WDT1_BASE_ADDR (0x50410000U)
#define OTP_BASE_ADDR (0x50420000U)
@ -89,7 +89,7 @@
#define AES_BASE_ADDR (0x50450000U)
#define RTC_BASE_ADDR (0x50460000U)
/* Under APB3 32 bit */
/* Under APB3 32-bit */
#define SPI0_BASE_ADDR (0x52000000U)
#define SPI1_BASE_ADDR (0x53000000U)
#define SPI3_BASE_ADDR (0x54000000U)

4
scripts/create-binary-archive.sh
View file

@ -83,12 +83,12 @@ BUILD_ARCHIVE_NAME="opensbi-${BUILD_VERSION_MAJOR}.${BUILD_VERSION_MINOR}-rv${BU
# Setup platform list
case "${BUILD_RISCV_XLEN}" in
32)
# Setup 32bit platform list
# Setup 32-bit platform list
BUILD_PLATFORM_SUBDIR=("qemu/virt")
BUILD_PLATFORM_SUBDIR+=("qemu/sifive_u")
;;
64)
# Setup 64bit platform list
# Setup 64-bit platform list
BUILD_PLATFORM_SUBDIR=("qemu/virt")
BUILD_PLATFORM_SUBDIR+=("qemu/sifive_u")
BUILD_PLATFORM_SUBDIR+=("sifive/fu540")