mirror of
https://github.com/Fishwaldo/u-boot.git
synced 2025-06-06 23:01:36 +00:00
Fix a HW timing issue on 8548 CDS for eTSEC 3 in RGMII mode
Patch by Andy Fleming, 14 Jun 2005
This commit is contained in:
parent
d8169c9f3b
commit
0346983290
2 changed files with 4 additions and 1 deletions
|
@ -2,6 +2,9 @@
|
||||||
Changes since U-Boot 1.1.4:
|
Changes since U-Boot 1.1.4:
|
||||||
======================================================================
|
======================================================================
|
||||||
|
|
||||||
|
* Fix a HW timing issue on 8548 CDS for eTSEC 3 in RGMII mode
|
||||||
|
Patch by Andy Fleming, 14 Jun 2005
|
||||||
|
|
||||||
* Fix bad register definitions for LTX971 PHY on MPC85xx boards.
|
* Fix bad register definitions for LTX971 PHY on MPC85xx boards.
|
||||||
Patch by Gerhard Jaeger, 21 Jun 2005
|
Patch by Gerhard Jaeger, 21 Jun 2005
|
||||||
|
|
||||||
|
|
|
@ -124,7 +124,7 @@
|
||||||
/* Cicada 8204 Extended PHY Control Register 1 */
|
/* Cicada 8204 Extended PHY Control Register 1 */
|
||||||
#define MIIM_CIS8204_EPHY_CON 0x17
|
#define MIIM_CIS8204_EPHY_CON 0x17
|
||||||
#define MIIM_CIS8204_EPHYCON_INIT 0x0006
|
#define MIIM_CIS8204_EPHYCON_INIT 0x0006
|
||||||
#define MIIM_CIS8204_EPHYCON_RGMII 0x1000
|
#define MIIM_CIS8204_EPHYCON_RGMII 0x1100
|
||||||
|
|
||||||
/* Cicada 8204 Serial LED Control Register */
|
/* Cicada 8204 Serial LED Control Register */
|
||||||
#define MIIM_CIS8204_SLED_CON 0x1b
|
#define MIIM_CIS8204_SLED_CON 0x1b
|
||||||
|
|
Loading…
Add table
Reference in a new issue