ppc4xx: Use correct io accessors for esd 405 boards

This patch replaces in/out8/16/32 macros by in/out_8/_be16/_be32
macros. Also volatile pointer references are replaced by the
new accessors.

Signed-off-by: Matthias Fuchs <matthias.fuchs@esd.eu>
Signed-off-by: Stefan Roese <sr@denx.de>
This commit is contained in:
Matthias Fuchs 2009-02-20 10:19:18 +01:00 committed by Wolfgang Denk
parent a59205d151
commit 049216f045
13 changed files with 113 additions and 107 deletions

View file

@ -93,7 +93,7 @@ int N_AU_IMAGES = (sizeof(au_image) / sizeof(au_image[0]));
int board_revision(void) int board_revision(void)
{ {
unsigned long cntrl0Reg; unsigned long cntrl0Reg;
volatile unsigned long value; unsigned long value;
/* /*
* Get version of APC405 board from GPIO's * Get version of APC405 board from GPIO's

View file

@ -24,6 +24,7 @@
#include <common.h> #include <common.h>
#include "ar405.h" #include "ar405.h"
#include <asm/processor.h> #include <asm/processor.h>
#include <asm/io.h>
#include <command.h> #include <command.h>
DECLARE_GLOBAL_DATA_PTR; DECLARE_GLOBAL_DATA_PTR;
@ -137,18 +138,14 @@ int board_early_init_f (void)
mtdcr (uicvcr, 0x00000001); /* set vect base=0,INT0 highest priority */ mtdcr (uicvcr, 0x00000001); /* set vect base=0,INT0 highest priority */
mtdcr (uicsr, 0xFFFFFFFF); /* clear all ints */ mtdcr (uicsr, 0xFFFFFFFF); /* clear all ints */
*(ushort *) 0xf03000ec = 0x0fff; /* enable all interrupts in fpga */ out_be16((void *)0xf03000ec, 0x0fff); /* enable interrupts in fpga */
return 0; return 0;
} }
/* ------------------------------------------------------------------------- */
/* /*
* Check Board Identity: * Check Board Identity:
*/ */
int checkboard (void) int checkboard (void)
{ {
int index; int index;
@ -192,14 +189,15 @@ int checkboard (void)
#if 1 /* test-only: some internal test routines... */ #if 1 /* test-only: some internal test routines... */
#define DIGEN ((void *)0xf03000b4) /* u8 */
#define DIGOUT ((void *)0xf03000b0) /* u16 */
#define DIGIN ((void *)0xf03000a0) /* u16 */
/* /*
* Some test routines * Some test routines
*/ */
int do_digtest(cmd_tbl_t *cmdtp, int flag, int argc, char *argv[]) int do_digtest(cmd_tbl_t *cmdtp, int flag, int argc, char *argv[])
{ {
volatile uchar *digen = (volatile uchar *)0xf03000b4;
volatile ushort *digout = (volatile ushort *)0xf03000b0;
volatile ushort *digin = (volatile ushort *)0xf03000a0;
int i; int i;
int k; int k;
int start; int start;
@ -216,7 +214,7 @@ int do_digtest(cmd_tbl_t *cmdtp, int flag, int argc, char *argv[])
/* /*
* Enable digital outputs * Enable digital outputs
*/ */
*digen = 0x08; out_8(DIGEN, 0x08);
printf("\nStarting digital In-/Out Test from I/O %d to %d (Cntrl-C to abort)...\n", printf("\nStarting digital In-/Out Test from I/O %d to %d (Cntrl-C to abort)...\n",
start, end); start, end);
@ -226,12 +224,13 @@ int do_digtest(cmd_tbl_t *cmdtp, int flag, int argc, char *argv[])
*/ */
for (;;) { for (;;) {
for (i=start; i<=end; i++) { for (i=start; i<=end; i++) {
*digout = 0x0001 << i; out_be16(DIGOUT, 0x0001 << i);
for (k=0; k<200; k++) for (k=0; k<200; k++)
udelay(1000); udelay(1000);
if (*digin != (0x0001 << i)) { if (in_be16(DIGIN) != (0x0001 << i)) {
printf("ERROR: OUT=0x%04X, IN=0x%04X\n", 0x0001 << i, *digin); printf("ERROR: OUT=0x%04X, IN=0x%04X\n",
0x0001 << i, in_be16(DIGIN));
return 0; return 0;
} }
@ -255,13 +254,13 @@ U_BOOT_CMD(
#define ERROR_DELTA 256 #define ERROR_DELTA 256
struct io { struct io {
volatile short val; short val;
short dummy; short dummy;
}; };
int do_anatest(cmd_tbl_t *cmdtp, int flag, int argc, char *argv[]) int do_anatest(cmd_tbl_t *cmdtp, int flag, int argc, char *argv[])
{ {
volatile short val; short val;
int i; int i;
int volt; int volt;
struct io *out; struct io *out;
@ -274,9 +273,9 @@ int do_anatest(cmd_tbl_t *cmdtp, int flag, int argc, char *argv[])
volt = 0; volt = 0;
printf("Setting Channel %d to %dV...\n", i, volt); printf("Setting Channel %d to %dV...\n", i, volt);
out[i].val = (volt * 0x7fff) / 10; out_be16((void *)&(out[i].val), (volt * 0x7fff) / 10);
udelay(10000); udelay(10000);
val = in[i*2].val; val = in_be16((void *)&(in[i*2].val));
printf("-> InChannel %d: 0x%04x=%dV\n", i*2, val, (val * 4000) / 0x7fff); printf("-> InChannel %d: 0x%04x=%dV\n", i*2, val, (val * 4000) / 0x7fff);
if ((val < ((volt * 0x7fff) / 40) - ERROR_DELTA) || if ((val < ((volt * 0x7fff) / 40) - ERROR_DELTA) ||
(val > ((volt * 0x7fff) / 40) + ERROR_DELTA)) { (val > ((volt * 0x7fff) / 40) + ERROR_DELTA)) {
@ -284,7 +283,7 @@ int do_anatest(cmd_tbl_t *cmdtp, int flag, int argc, char *argv[])
((volt * 0x7fff) / 40) + ERROR_DELTA); ((volt * 0x7fff) / 40) + ERROR_DELTA);
return -1; return -1;
} }
val = in[i*2+1].val; val = in_be16((void *)&(in[i*2+1].val));
printf("-> InChannel %d: 0x%04x=%dV\n", i*2+1, val, (val * 4000) / 0x7fff); printf("-> InChannel %d: 0x%04x=%dV\n", i*2+1, val, (val * 4000) / 0x7fff);
if ((val < ((volt * 0x7fff) / 40) - ERROR_DELTA) || if ((val < ((volt * 0x7fff) / 40) - ERROR_DELTA) ||
(val > ((volt * 0x7fff) / 40) + ERROR_DELTA)) { (val > ((volt * 0x7fff) / 40) + ERROR_DELTA)) {
@ -295,9 +294,9 @@ int do_anatest(cmd_tbl_t *cmdtp, int flag, int argc, char *argv[])
volt = 5; volt = 5;
printf("Setting Channel %d to %dV...\n", i, volt); printf("Setting Channel %d to %dV...\n", i, volt);
out[i].val = (volt * 0x7fff) / 10; out_be16((void *)&(out[i].val), (volt * 0x7fff) / 10);
udelay(10000); udelay(10000);
val = in[i*2].val; val = in_be16((void *)&(in[i*2].val));
printf("-> InChannel %d: 0x%04x=%dV\n", i*2, val, (val * 4000) / 0x7fff); printf("-> InChannel %d: 0x%04x=%dV\n", i*2, val, (val * 4000) / 0x7fff);
if ((val < ((volt * 0x7fff) / 40) - ERROR_DELTA) || if ((val < ((volt * 0x7fff) / 40) - ERROR_DELTA) ||
(val > ((volt * 0x7fff) / 40) + ERROR_DELTA)) { (val > ((volt * 0x7fff) / 40) + ERROR_DELTA)) {
@ -305,7 +304,7 @@ int do_anatest(cmd_tbl_t *cmdtp, int flag, int argc, char *argv[])
((volt * 0x7fff) / 40) + ERROR_DELTA); ((volt * 0x7fff) / 40) + ERROR_DELTA);
return -1; return -1;
} }
val = in[i*2+1].val; val = in_be16((void *)&(in[i*2+1].val));
printf("-> InChannel %d: 0x%04x=%dV\n", i*2+1, val, (val * 4000) / 0x7fff); printf("-> InChannel %d: 0x%04x=%dV\n", i*2+1, val, (val * 4000) / 0x7fff);
if ((val < ((volt * 0x7fff) / 40) - ERROR_DELTA) || if ((val < ((volt * 0x7fff) / 40) - ERROR_DELTA) ||
(val > ((volt * 0x7fff) / 40) + ERROR_DELTA)) { (val > ((volt * 0x7fff) / 40) + ERROR_DELTA)) {
@ -316,9 +315,9 @@ int do_anatest(cmd_tbl_t *cmdtp, int flag, int argc, char *argv[])
volt = 10; volt = 10;
printf("Setting Channel %d to %dV...\n", i, volt); printf("Setting Channel %d to %dV...\n", i, volt);
out[i].val = (volt * 0x7fff) / 10; out_be16((void *)&(out[i].val), (volt * 0x7fff) / 10);
udelay(10000); udelay(10000);
val = in[i*2].val; val = in_be16((void *)&(in[i*2].val));
printf("-> InChannel %d: 0x%04x=%dV\n", i*2, val, (val * 4000) / 0x7fff); printf("-> InChannel %d: 0x%04x=%dV\n", i*2, val, (val * 4000) / 0x7fff);
if ((val < ((volt * 0x7fff) / 40) - ERROR_DELTA) || if ((val < ((volt * 0x7fff) / 40) - ERROR_DELTA) ||
(val > ((volt * 0x7fff) / 40) + ERROR_DELTA)) { (val > ((volt * 0x7fff) / 40) + ERROR_DELTA)) {
@ -326,7 +325,7 @@ int do_anatest(cmd_tbl_t *cmdtp, int flag, int argc, char *argv[])
((volt * 0x7fff) / 40) + ERROR_DELTA); ((volt * 0x7fff) / 40) + ERROR_DELTA);
return -1; return -1;
} }
val = in[i*2+1].val; val = in_be16((void *)&(in[i*2+1].val));
printf("-> InChannel %d: 0x%04x=%dV\n", i*2+1, val, (val * 4000) / 0x7fff); printf("-> InChannel %d: 0x%04x=%dV\n", i*2+1, val, (val * 4000) / 0x7fff);
if ((val < ((volt * 0x7fff) / 40) - ERROR_DELTA) || if ((val < ((volt * 0x7fff) / 40) - ERROR_DELTA) ||
(val > ((volt * 0x7fff) / 40) + ERROR_DELTA)) { (val > ((volt * 0x7fff) / 40) + ERROR_DELTA)) {
@ -350,28 +349,27 @@ int counter = 0;
void cyclicInt(void *ptr) void cyclicInt(void *ptr)
{ {
*(ushort *)0xf03000e8 = 0x0800; /* ack int */ out_be16((void *)0xf03000e8, 0x0800); /* ack int */
counter++; counter++;
} }
int do_inctest(cmd_tbl_t *cmdtp, int flag, int argc, char *argv[]) int do_inctest(cmd_tbl_t *cmdtp, int flag, int argc, char *argv[])
{ {
volatile uchar *digout = (volatile uchar *)0xf03000b4; ulong *incin;
volatile ulong *incin;
int i; int i;
incin = (volatile ulong *)0xf0300040; incin = (ulong *)0xf0300040;
/* /*
* Clear inc counter * Clear inc counter
*/ */
incin[0] = 0; out_be32((void *)&incin[0], 0);
incin[1] = 0; out_be32((void *)&incin[1], 0);
incin[2] = 0; out_be32((void *)&incin[2], 0);
incin[3] = 0; out_be32((void *)&incin[3], 0);
incin = (volatile ulong *)0xf0300050; incin = (ulong *)0xf0300050;
/* /*
* Inc a little * Inc a little
@ -379,28 +377,29 @@ int do_inctest(cmd_tbl_t *cmdtp, int flag, int argc, char *argv[])
for (i=0; i<10000; i++) { for (i=0; i<10000; i++) {
switch (i & 0x03) { switch (i & 0x03) {
case 0: case 0:
*digout = 0x02; out_8(DIGEN, 0x02);
break; break;
case 1: case 1:
*digout = 0x03; out_8(DIGEN, 0x03);
break; break;
case 2: case 2:
*digout = 0x01; out_8(DIGEN, 0x01);
break; break;
case 3: case 3:
*digout = 0x00; out_8(DIGEN, 0x00);
break; break;
} }
udelay(10); udelay(10);
} }
printf("Inc 0 = %ld\n", incin[0]); printf("Inc 0 = %d\n", in_be32((void *)&incin[0]));
printf("Inc 1 = %ld\n", incin[1]); printf("Inc 1 = %d\n", in_be32((void *)&incin[1]));
printf("Inc 2 = %ld\n", incin[2]); printf("Inc 2 = %d\n", in_be32((void *)&incin[2]));
printf("Inc 3 = %ld\n", incin[3]); printf("Inc 3 = %d\n", in_be32((void *)&incin[3]));
*(ushort *)0xf03000e0 = 0x0c80-1; /* set counter */ out_be16((void *)0xf03000e0, 0x0c80-1); /* set counter */
*(ushort *)0xf03000ec |= 0x0800; /* enable int */ out_be16((void *)0xf03000ec,
in_be16((void *)0xf03000ec) | 0x0800); /* enable int */
irq_install_handler (30, (interrupt_handler_t *) cyclicInt, NULL); irq_install_handler (30, (interrupt_handler_t *) cyclicInt, NULL);
printf("counter=%d\n", counter); printf("counter=%d\n", counter);

View file

@ -84,10 +84,6 @@ int board_early_init_f (void)
int misc_init_r (void) int misc_init_r (void)
{ {
volatile unsigned char *duart0_mcr = (unsigned char *)((ulong)DUART0_BA + 4);
volatile unsigned char *duart1_mcr = (unsigned char *)((ulong)DUART1_BA + 4);
volatile unsigned char *duart2_mcr = (unsigned char *)((ulong)DUART2_BA + 4);
volatile unsigned char *duart3_mcr = (unsigned char *)((ulong)DUART3_BA + 4);
unsigned char *dst; unsigned char *dst;
ulong len = sizeof(fpgadata); ulong len = sizeof(fpgadata);
int status; int status;
@ -165,10 +161,10 @@ int misc_init_r (void)
/* /*
* Enable interrupts in exar duart mcr[3] * Enable interrupts in exar duart mcr[3]
*/ */
*duart0_mcr = 0x08; out_8((void *)(DUART0_BA + 4), 0x08);
*duart1_mcr = 0x08; out_8((void *)(DUART1_BA + 4), 0x08);
*duart2_mcr = 0x08; out_8((void *)(DUART2_BA + 4), 0x08);
*duart3_mcr = 0x08; out_8((void *)(DUART3_BA + 4), 0x08);
return (0); return (0);
} }

View file

@ -24,6 +24,7 @@
#include <common.h> #include <common.h>
#include "canbt.h" #include "canbt.h"
#include <asm/processor.h> #include <asm/processor.h>
#include <asm/io.h>
#include <command.h> #include <command.h>
DECLARE_GLOBAL_DATA_PTR; DECLARE_GLOBAL_DATA_PTR;
@ -117,9 +118,9 @@ int board_early_init_f (void)
/* /*
* Setup port pins for normal operation * Setup port pins for normal operation
*/ */
out32 (GPIO0_ODR, 0x00000000); /* no open drain pins */ out_be32 ((void *)GPIO0_ODR, 0x00000000); /* no open drain pins */
out32 (GPIO0_TCR, 0x07038100); /* setup for output */ out_be32 ((void *)GPIO0_TCR, 0x07038100); /* setup for output */
out32 (GPIO0_OR, 0x07030100); /* set output pins to high (default) */ out_be32 ((void *)GPIO0_OR, 0x07030100); /* set output pins to high (default) */
/* /*
* IRQ 0-15 405GP internally generated; active high; level sensitive * IRQ 0-15 405GP internally generated; active high; level sensitive

View file

@ -95,14 +95,12 @@ int misc_init_r (void)
/* /*
* Check Board Identity: * Check Board Identity:
*/ */
#define LED_REG (CONFIG_SYS_PLD_BASE + 0x1000)
int checkboard (void) int checkboard (void)
{ {
char str[64]; char str[64];
int flashcnt; int flashcnt;
int delay; int delay;
volatile unsigned char *led_reg = (unsigned char *)((ulong)CONFIG_SYS_PLD_BASE + 0x1000);
volatile unsigned char *ver_reg = (unsigned char *)((ulong)CONFIG_SYS_PLD_BASE + 0x1001);
puts ("Board: "); puts ("Board: ");
@ -112,20 +110,21 @@ int checkboard (void)
puts(str); puts(str);
} }
printf(" (PLD-Version=%02d)\n", *ver_reg); printf(" (PLD-Version=%02d)\n",
in_8((void *)(CONFIG_SYS_PLD_BASE + 0x1001)));
/* /*
* Flash LEDs * Flash LEDs
*/ */
for (flashcnt = 0; flashcnt < 3; flashcnt++) { for (flashcnt = 0; flashcnt < 3; flashcnt++) {
*led_reg = 0x00; /* LEDs off */ out_8((void *)LED_REG, 0x00); /* LEDs off */
for (delay = 0; delay < 100; delay++) for (delay = 0; delay < 100; delay++)
udelay(1000); udelay(1000);
*led_reg = 0x0f; /* LEDs on */ out_8((void *)LED_REG, 0x0f); /* LEDs on */
for (delay = 0; delay < 50; delay++) for (delay = 0; delay < 50; delay++)
udelay(1000); udelay(1000);
} }
*led_reg = 0x70; out_8((void *)LED_REG, 0x70);
return 0; return 0;
} }

View file

@ -23,6 +23,7 @@
#include <common.h> #include <common.h>
#include <asm/processor.h> #include <asm/processor.h>
#include <asm/io.h>
#include <command.h> #include <command.h>
#include <malloc.h> #include <malloc.h>
@ -36,12 +37,14 @@ int board_early_init_f (void)
* Setup GPIO pins * Setup GPIO pins
*/ */
cntrl0Reg = mfdcr(cntrl0); cntrl0Reg = mfdcr(cntrl0);
mtdcr(cntrl0, cntrl0Reg | ((CONFIG_SYS_EEPROM_WP | CONFIG_SYS_PB_LED | CONFIG_SYS_SELF_RST | CONFIG_SYS_INTA_FAKE) << 5)); mtdcr(cntrl0, cntrl0Reg |
((CONFIG_SYS_EEPROM_WP | CONFIG_SYS_PB_LED |
CONFIG_SYS_SELF_RST | CONFIG_SYS_INTA_FAKE) << 5));
/* set output pins to high */ /* set output pins to high */
out32(GPIO0_OR, CONFIG_SYS_EEPROM_WP); out_be32((void *)GPIO0_OR, CONFIG_SYS_EEPROM_WP);
/* setup for output (LED=off) */ /* setup for output (LED=off) */
out32(GPIO0_TCR, CONFIG_SYS_EEPROM_WP | CONFIG_SYS_PB_LED); out_be32((void *)GPIO0_TCR, CONFIG_SYS_EEPROM_WP | CONFIG_SYS_PB_LED);
/* /*
* IRQ 0-15 405GP internally generated; active high; level sensitive * IRQ 0-15 405GP internally generated; active high; level sensitive
@ -124,17 +127,20 @@ int eeprom_write_enable (unsigned dev_addr, int state) {
switch (state) { switch (state) {
case 1: case 1:
/* Enable write access, clear bit GPIO_SINT2. */ /* Enable write access, clear bit GPIO_SINT2. */
out32(GPIO0_OR, in32(GPIO0_OR) & ~CONFIG_SYS_EEPROM_WP); out_be32((void *)GPIO0_OR,
in_be32((void *)GPIO0_OR) & ~CONFIG_SYS_EEPROM_WP);
state = 0; state = 0;
break; break;
case 0: case 0:
/* Disable write access, set bit GPIO_SINT2. */ /* Disable write access, set bit GPIO_SINT2. */
out32(GPIO0_OR, in32(GPIO0_OR) | CONFIG_SYS_EEPROM_WP); out_be32((void *)GPIO0_OR,
in_be32((void *)GPIO0_OR) | CONFIG_SYS_EEPROM_WP);
state = 0; state = 0;
break; break;
default: default:
/* Read current status back. */ /* Read current status back. */
state = (0 == (in32(GPIO0_OR) & CONFIG_SYS_EEPROM_WP)); state = (0 == (in_be32((void *)GPIO0_OR) &
CONFIG_SYS_EEPROM_WP));
break; break;
} }
} }

View file

@ -111,10 +111,10 @@ int board_early_init_f(void)
* First pull fpga-prg pin low, * First pull fpga-prg pin low,
* to disable fpga logic (on version 2 board) * to disable fpga logic (on version 2 board)
*/ */
out32(GPIO0_ODR, 0x00000000); /* no open drain pins */ out_be32((void *)GPIO0_ODR, 0x00000000); /* no open drain pins */
out32(GPIO0_TCR, CONFIG_SYS_FPGA_PRG); /* setup for output */ out_be32((void *)GPIO0_TCR, CONFIG_SYS_FPGA_PRG); /* setup for output */
out32(GPIO0_OR, CONFIG_SYS_FPGA_PRG); /* set output pins to high */ out_be32((void *)GPIO0_OR, CONFIG_SYS_FPGA_PRG); /* set output pins to high */
out32(GPIO0_OR, 0); /* pull prg low */ out_be32((void *)GPIO0_OR, 0); /* pull prg low */
/* /*
* Boot onboard FPGA * Boot onboard FPGA

View file

@ -58,7 +58,6 @@ const unsigned char fpgadata[] = {
int board_early_init_f (void) int board_early_init_f (void)
{ {
int index, len, i; int index, len, i;
volatile unsigned char dummy;
int status; int status;
#ifdef FPGA_DEBUG #ifdef FPGA_DEBUG
@ -116,7 +115,7 @@ int board_early_init_f (void)
/* /*
* Init FPGA via RESET (read access on CS3) * Init FPGA via RESET (read access on CS3)
*/ */
dummy = *(unsigned char *) 0xf0200000; in_8((void *)0xf0200000);
/* /*
* IRQ 0-15 405GP internally generated; active high; level sensitive * IRQ 0-15 405GP internally generated; active high; level sensitive

View file

@ -25,6 +25,7 @@
#include <common.h> #include <common.h>
#include <command.h> #include <command.h>
#include <pci.h> #include <pci.h>
#include <asm/io.h>
#define OK 0 #define OK 0
#define ERROR (-1) #define ERROR (-1)
@ -136,8 +137,8 @@ static void updatePci9054 (void)
/* /*
* Set EEPROM write-protect register to 0 * Set EEPROM write-protect register to 0
*/ */
out32 (pci9054_iobase + 0x0c, out_be32 ((void *)(pci9054_iobase + 0x0c),
in32 (pci9054_iobase + 0x0c) & 0xffff00ff); in_be32 ((void *)(pci9054_iobase + 0x0c)) & 0xffff00ff);
/* Long Serial EEPROM Load Registers... */ /* Long Serial EEPROM Load Registers... */
val = PciEepromWriteLongVPD (0x00, 0x905410b5); val = PciEepromWriteLongVPD (0x00, 0x905410b5);
@ -190,8 +191,8 @@ static void clearPci9054 (void)
/* /*
* Set EEPROM write-protect register to 0 * Set EEPROM write-protect register to 0
*/ */
out32 (pci9054_iobase + 0x0c, out_be32 ((void *)(pci9054_iobase + 0x0c),
in32 (pci9054_iobase + 0x0c) & 0xffff00ff); in_be32 ((void *)(pci9054_iobase + 0x0c)) & 0xffff00ff);
/* Long Serial EEPROM Load Registers... */ /* Long Serial EEPROM Load Registers... */
val = PciEepromWriteLongVPD (0x00, 0xffffffff); val = PciEepromWriteLongVPD (0x00, 0xffffffff);

View file

@ -74,7 +74,8 @@ static int fpgaBoot (void)
#ifdef FPGA_DEBUG #ifdef FPGA_DEBUG
printf ("%s\n", printf ("%s\n",
((in32 (0x50000084) & 0x00010000) == 0) ? "NOT DONE" : "DONE"); ((in_be32 ((void *)0x50000084) & 0x00010000) == 0) ?
"NOT DONE" : "DONE");
#endif #endif
/* init fpga by asserting and deasserting PROGRAM* (USER2)... */ /* init fpga by asserting and deasserting PROGRAM* (USER2)... */
@ -86,7 +87,8 @@ static int fpgaBoot (void)
#ifdef FPGA_DEBUG #ifdef FPGA_DEBUG
printf ("%s\n", printf ("%s\n",
((in32 (0x50000084) & 0x00010000) == 0) ? "NOT DONE" : "DONE"); ((in_be32 ((void *)0x50000084) & 0x00010000) == 0) ?
"NOT DONE" : "DONE");
#endif #endif
/* cs1: disable burst, disable ready */ /* cs1: disable burst, disable ready */
@ -109,7 +111,8 @@ static int fpgaBoot (void)
#ifdef FPGA_DEBUG #ifdef FPGA_DEBUG
printf ("%s\n", printf ("%s\n",
((in32 (0x50000084) & 0x00010000) == 0) ? "NOT DONE" : "DONE"); ((in_be32 ((void *)0x50000084) & 0x00010000) == 0) ?
"NOT DONE" : "DONE");
#endif #endif
/* set cs1 to 32 bit data-width, disable burst, enable ready */ /* set cs1 to 32 bit data-width, disable burst, enable ready */
@ -125,7 +128,8 @@ static int fpgaBoot (void)
#ifdef FPGA_DEBUG #ifdef FPGA_DEBUG
printf ("%s\n", printf ("%s\n",
((in32 (0x50000084) & 0x00010000) == 0) ? "NOT DONE" : "DONE"); ((in_be32 ((void *)0x50000084) & 0x00010000) == 0) ?
"NOT DONE" : "DONE");
#endif #endif
/* wait for 30 ms... */ /* wait for 30 ms... */

View file

@ -24,7 +24,7 @@
#include <common.h> #include <common.h>
#include <command.h> #include <command.h>
#include <asm/io.h>
#define EEPROM_CAP 0x50000358 #define EEPROM_CAP 0x50000358
#define EEPROM_DATA 0x5000035c #define EEPROM_DATA 0x5000035c
@ -33,23 +33,23 @@
unsigned int eepromReadLong(int offs) unsigned int eepromReadLong(int offs)
{ {
unsigned int value; unsigned int value;
volatile unsigned short ret; unsigned short ret;
int count; int count;
*(unsigned short *)EEPROM_CAP = offs; out_be16((void *)EEPROM_CAP, offs);
count = 0; count = 0;
for (;;) for (;;)
{ {
count++; count++;
ret = *(unsigned short *)EEPROM_CAP; ret = in_be16((void *)EEPROM_CAP);
if ((ret & 0x8000) != 0) if ((ret & 0x8000) != 0)
break; break;
} }
value = *(unsigned long *)EEPROM_DATA; value = in_be32((void *)EEPROM_DATA);
return value; return value;
} }
@ -69,18 +69,18 @@ unsigned char eepromReadByte(int offs)
void eepromWriteLong(int offs, unsigned int value) void eepromWriteLong(int offs, unsigned int value)
{ {
volatile unsigned short ret; unsigned short ret;
int count; int count;
count = 0; count = 0;
*(unsigned long *)EEPROM_DATA = value; out_be32((void *)EEPROM_DATA, value);
*(unsigned short *)EEPROM_CAP = 0x8000 + offs; out_be16((void *)EEPROM_CAP, 0x8000 + offs);
for (;;) for (;;)
{ {
count++; count++;
ret = *(unsigned short *)EEPROM_CAP; ret = in_be16((void *)EEPROM_CAP);
if ((ret & 0x8000) == 0) if ((ret & 0x8000) == 0)
break; break;

View file

@ -23,6 +23,7 @@
#include <common.h> #include <common.h>
#include <asm/processor.h> #include <asm/processor.h>
#include <asm/io.h>
#include <command.h> #include <command.h>
#include <malloc.h> #include <malloc.h>
@ -67,9 +68,11 @@ int board_early_init_f (void)
/* /*
* Reset CPLD via GPIO12 (CS3) pin * Reset CPLD via GPIO12 (CS3) pin
*/ */
out32(GPIO0_OR, in32(GPIO0_OR) & ~(0x80000000 >> 12)); out_be32((void *)GPIO0_OR,
in_be32((void *)GPIO0_OR) & ~(0x80000000 >> 12));
udelay(1000); /* wait 1ms */ udelay(1000); /* wait 1ms */
out32(GPIO0_OR, in32(GPIO0_OR) | (0x80000000 >> 12)); out_be32((void *)GPIO0_OR,
in_be32((void *)GPIO0_OR) | (0x80000000 >> 12));
udelay(1000); /* wait 1ms */ udelay(1000); /* wait 1ms */
return 0; return 0;
@ -93,7 +96,7 @@ int checkboard (void)
int i = getenv_r ("serial#", str, sizeof(str)); int i = getenv_r ("serial#", str, sizeof(str));
int flashcnt; int flashcnt;
int delay; int delay;
volatile unsigned char *led_reg = (unsigned char *)((ulong)CAN_BA + 0x1000); u8 *led_reg = (u8 *)(CAN_BA + 0x1000);
puts ("Board: "); puts ("Board: ");
@ -103,20 +106,20 @@ int checkboard (void)
puts(str); puts(str);
} }
printf(" (PLD-Version=%02d)\n", *led_reg); printf(" (PLD-Version=%02d)\n", in_8(led_reg));
/* /*
* Flash LEDs * Flash LEDs
*/ */
for (flashcnt = 0; flashcnt < 3; flashcnt++) { for (flashcnt = 0; flashcnt < 3; flashcnt++) {
*led_reg = 0x40; /* LED_B..D off */ out_8(led_reg, 0x40); /* LED_B..D off */
for (delay = 0; delay < 100; delay++) for (delay = 0; delay < 100; delay++)
udelay(1000); udelay(1000);
*led_reg = 0x47; /* LED_B..D on */ out_8(led_reg, 0x47); /* LED_B..D on */
for (delay = 0; delay < 50; delay++) for (delay = 0; delay < 50; delay++)
udelay(1000); udelay(1000);
} }
*led_reg = 0x40; out_8(led_reg, 0x40);
return 0; return 0;
} }

View file

@ -82,10 +82,6 @@ int board_early_init_f (void)
int misc_init_r (void) int misc_init_r (void)
{ {
volatile unsigned char *duart0_mcr = (unsigned char *)((ulong)DUART0_BA + 4);
volatile unsigned char *duart1_mcr = (unsigned char *)((ulong)DUART1_BA + 4);
volatile unsigned char *duart2_mcr = (unsigned char *)((ulong)DUART2_BA + 4);
volatile unsigned char *duart3_mcr = (unsigned char *)((ulong)DUART3_BA + 4);
unsigned char *dst; unsigned char *dst;
ulong len = sizeof(fpgadata); ulong len = sizeof(fpgadata);
int status; int status;
@ -155,18 +151,20 @@ int misc_init_r (void)
/* /*
* Reset external DUARTs * Reset external DUARTs
*/ */
out32(GPIO0_OR, in32(GPIO0_OR) | CONFIG_SYS_DUART_RST); /* set reset to high */ out_be32((void *)GPIO0_OR,
in_be32((void *)GPIO0_OR) | CONFIG_SYS_DUART_RST);
udelay(10); /* wait 10us */ udelay(10); /* wait 10us */
out32(GPIO0_OR, in32(GPIO0_OR) & ~CONFIG_SYS_DUART_RST); /* set reset to low */ out_be32((void *)GPIO0_OR,
in_be32((void *)GPIO0_OR) & ~CONFIG_SYS_DUART_RST);
udelay(1000); /* wait 1ms */ udelay(1000); /* wait 1ms */
/* /*
* Enable interrupts in exar duart mcr[3] * Enable interrupts in exar duart mcr[3]
*/ */
*duart0_mcr = 0x08; out_8((void *)(DUART0_BA + 4), 0x08);
*duart1_mcr = 0x08; out_8((void *)(DUART1_BA + 4), 0x08);
*duart2_mcr = 0x08; out_8((void *)(DUART2_BA + 4), 0x08);
*duart3_mcr = 0x08; out_8((void *)(DUART3_BA + 4), 0x08);
return (0); return (0);
} }