GitHub-Mirror/u-boot
2
0
Fork 0
mirror of https://github.com/Fishwaldo/u-boot.git synced 2025-03-20 22:21:41 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

arm: dts: ls1043a: add label to pcie nodes in dts

Browse source 
Add label to pcie nodes in dts so that these nodes
are easy to refer.

Signed-off-by: Wasim Khan <wasim.khan@nxp.com>
Reviewed-by: Priyanka Jain <priyanka.jain@nxp.com>
This commit is contained in:
Wasim Khan 2020-09-28 16:26:11 +05:30 • committed by Priyanka Jain
parent 6ba8b6a8f8
commit 04c2d93d36
1 changed files with 5 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

9
arch/arm/dts/fsl-ls1043a.dtsi
View file

@ -1,7 +1,8 @@
// SPDX-License-Identifier: GPL-2.0+ OR X11 // SPDX-License-Identifier: GPL-2.0+ OR X11
/* /*
* Device Tree Include file for Freescale Layerscape-1043A family SoC. * Device Tree Include file for NXP Layerscape-1043A family SoC.
* *
* Copyright 2020 NXP
* Copyright (C) 2014-2015, Freescale Semiconductor * Copyright (C) 2014-2015, Freescale Semiconductor
* *
* Mingkai Hu <Mingkai.hu@freescale.com> * Mingkai Hu <Mingkai.hu@freescale.com>
@ -240,7 +241,7 @@
dr_mode = "host"; dr_mode = "host";
}; };
pcie@3400000 { pcie1: pcie@3400000 {
compatible = "fsl,ls-pcie", "snps,dw-pcie"; compatible = "fsl,ls-pcie", "snps,dw-pcie";
reg = <0x00 0x03400000 0x0 0x10000 /* dbi registers */ reg = <0x00 0x03400000 0x0 0x10000 /* dbi registers */
0x00 0x03410000 0x0 0x10000 /* lut registers */ 0x00 0x03410000 0x0 0x10000 /* lut registers */
@ -255,7 +256,7 @@
0x82000000 0x0 0x40000000 0x40 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */ 0x82000000 0x0 0x40000000 0x40 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */
}; };
pcie@3500000 { pcie2: pcie@3500000 {
compatible = "fsl,ls-pcie", "snps,dw-pcie"; compatible = "fsl,ls-pcie", "snps,dw-pcie";
reg = <0x00 0x03500000 0x0 0x10000 /* dbi registers */ reg = <0x00 0x03500000 0x0 0x10000 /* dbi registers */
0x00 0x03510000 0x0 0x10000 /* lut registers */ 0x00 0x03510000 0x0 0x10000 /* lut registers */
@ -271,7 +272,7 @@
0x82000000 0x0 0x40000000 0x48 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */ 0x82000000 0x0 0x40000000 0x48 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */
}; };
pcie@3600000 { pcie3: pcie@3600000 {
compatible = "fsl,ls-pcie", "snps,dw-pcie"; compatible = "fsl,ls-pcie", "snps,dw-pcie";
reg = <0x00 0x03600000 0x0 0x10000 /* dbi registers */ reg = <0x00 0x03600000 0x0 0x10000 /* dbi registers */
0x00 0x03610000 0x0 0x10000 /* lut registers */ 0x00 0x03610000 0x0 0x10000 /* lut registers */