GitHub-Mirror/u-boot
2
0
Fork 0
mirror of https://github.com/Fishwaldo/u-boot.git synced 2025-03-20 22:21:41 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

pci: ls_pcie_g4: Add size check for config resource

Browse source 
resource "config" is required to have minimum 4KB space
to access all config space of PCI Express EP.

Signed-off-by: Wasim Khan <wasim.khan@nxp.com>
Reviewed-by: Priyanka Jain <priyanka.jain@nxp.com>
This commit is contained in:
Wasim Khan 2020-09-28 16:26:14 +05:30 • committed by Priyanka Jain
parent 49df7c9086
commit 1255f8bc36
1 changed files with 8 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

8
drivers/pci/pcie_layerscape_gen4.c
View file

@ -455,6 +455,7 @@ static int ls_pcie_g4_probe(struct udevice *dev)
u32 link_ctrl_sta; u32 link_ctrl_sta;
u32 val; u32 val;
int ret; int ret;
fdt_size_t cfg_size;
pcie->bus = dev; pcie->bus = dev;
@ -488,6 +489,13 @@ static int ls_pcie_g4_probe(struct udevice *dev)
return ret; return ret;
} }
cfg_size = fdt_resource_size(&pcie->cfg_res);
if (cfg_size < SZ_4K) {
printf("PCIe%d: %s Invalid size(0x%llx) for resource \"config\",expected minimum 0x%x\n",
PCIE_SRDS_PRTCL(pcie->idx), dev->name, cfg_size, SZ_4K);
return 0;
}
pcie->cfg = map_physmem(pcie->cfg_res.start, pcie->cfg = map_physmem(pcie->cfg_res.start,
fdt_resource_size(&pcie->cfg_res), fdt_resource_size(&pcie->cfg_res),
MAP_NOCACHE); MAP_NOCACHE);