GitHub-Mirror/u-boot
2
0
Fork 0
mirror of https://github.com/Fishwaldo/u-boot.git synced 2025-03-28 01:51:33 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

net: altera_tse: remove the useless parenthesis

Browse source 
Remove the useless parenthesis.

Signed-off-by: Thomas Chou <thomas@wytron.com.tw>
Reviewed-by: Marek Vasut <marex@denx.de>
Reviewed-by: Chin Liang See <clsee@altera.com>
Acked-by: Joe Hershberger <joe.hershberger@ni.com>
This commit is contained in:
Thomas Chou 2015-11-06 09:36:52 +08:00
parent 13146ec938
commit 14fb536990
1 changed files with 15 additions and 15 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

30
drivers/net/altera_tse.h
View file

@ -14,11 +14,11 @@
#define __packed_1_ __packed __aligned(1) #define __packed_1_ __packed __aligned(1)
/* SGDMA Stuff */ /* SGDMA Stuff */
#define ALT_SGDMA_STATUS_BUSY_MSK (0x00000010) #define ALT_SGDMA_STATUS_BUSY_MSK 0x00000010
#define ALT_SGDMA_CONTROL_RUN_MSK (0x00000020) #define ALT_SGDMA_CONTROL_RUN_MSK 0x00000020
#define ALT_SGDMA_CONTROL_STOP_DMA_ER_MSK (0x00000040) #define ALT_SGDMA_CONTROL_STOP_DMA_ER_MSK 0x00000040
#define ALT_SGDMA_CONTROL_SOFTWARERESET_MSK (0x00010000) #define ALT_SGDMA_CONTROL_SOFTWARERESET_MSK 0x00010000
/* /*
* Descriptor control bit masks & offsets * Descriptor control bit masks & offsets
@ -27,10 +27,10 @@
* The following bit-offsets are expressed relative to the LSB of * The following bit-offsets are expressed relative to the LSB of
* the control register bitfield. * the control register bitfield.
*/ */
#define ALT_SGDMA_DESCRIPTOR_CONTROL_GENERATE_EOP_MSK (0x00000001) #define ALT_SGDMA_DESCRIPTOR_CONTROL_GENERATE_EOP_MSK 0x00000001
#define ALT_SGDMA_DESCRIPTOR_CONTROL_READ_FIXED_ADDRESS_MSK (0x00000002) #define ALT_SGDMA_DESCRIPTOR_CONTROL_READ_FIXED_ADDRESS_MSK 0x00000002
#define ALT_SGDMA_DESCRIPTOR_CONTROL_WRITE_FIXED_ADDRESS_MSK (0x00000004) #define ALT_SGDMA_DESCRIPTOR_CONTROL_WRITE_FIXED_ADDRESS_MSK 0x00000004
#define ALT_SGDMA_DESCRIPTOR_CONTROL_OWNED_BY_HW_MSK (0x00000080) #define ALT_SGDMA_DESCRIPTOR_CONTROL_OWNED_BY_HW_MSK 0x00000080
/* /*
* Descriptor status bit masks & offsets * Descriptor status bit masks & offsets
@ -39,7 +39,7 @@
* The following bit-offsets are expressed relative to the LSB of * The following bit-offsets are expressed relative to the LSB of
* the status register bitfield. * the status register bitfield.
*/ */
#define ALT_SGDMA_DESCRIPTOR_STATUS_TERMINATED_BY_EOP_MSK (0x00000080) #define ALT_SGDMA_DESCRIPTOR_STATUS_TERMINATED_BY_EOP_MSK 0x00000080
/* /*
* The SGDMA controller buffer descriptor allocates * The SGDMA controller buffer descriptor allocates
@ -85,12 +85,12 @@ struct alt_sgdma_registers {
}; };
/* TSE Stuff */ /* TSE Stuff */
#define ALTERA_TSE_CMD_TX_ENA_MSK (0x00000001) #define ALTERA_TSE_CMD_TX_ENA_MSK 0x00000001
#define ALTERA_TSE_CMD_RX_ENA_MSK (0x00000002) #define ALTERA_TSE_CMD_RX_ENA_MSK 0x00000002
#define ALTERA_TSE_CMD_ETH_SPEED_MSK (0x00000008) #define ALTERA_TSE_CMD_ETH_SPEED_MSK 0x00000008
#define ALTERA_TSE_CMD_HD_ENA_MSK (0x00000400) #define ALTERA_TSE_CMD_HD_ENA_MSK 0x00000400
#define ALTERA_TSE_CMD_SW_RESET_MSK (0x00002000) #define ALTERA_TSE_CMD_SW_RESET_MSK 0x00002000
#define ALTERA_TSE_CMD_ENA_10_MSK (0x02000000) #define ALTERA_TSE_CMD_ENA_10_MSK 0x02000000
#define ALT_TSE_SW_RESET_TIMEOUT (3 * CONFIG_SYS_HZ) #define ALT_TSE_SW_RESET_TIMEOUT (3 * CONFIG_SYS_HZ)
#define ALT_TSE_SGDMA_BUSY_TIMEOUT (3 * CONFIG_SYS_HZ) #define ALT_TSE_SGDMA_BUSY_TIMEOUT (3 * CONFIG_SYS_HZ)