GitHub-Mirror/u-boot
2
0
Fork 0
mirror of https://github.com/Fishwaldo/u-boot.git synced 2025-03-18 13:11:31 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

powerpc/P4080: Check SVR for CPU22 workaround

Browse source 
Workaround for erratum CPU22 applies to P4080 rev 1 and rev 2 only.

Signed-off-by: York Sun <yorksun@freescale.com>
This commit is contained in:
York Sun 2012-05-07 07:26:45 +00:00 • committed by Andy Fleming
parent 7b6e80538b
commit 1e9ea85f7d
3 changed files with 15 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
arch/powerpc/cpu/mpc85xx/cmd_errata.c
View file

@ -51,7 +51,8 @@ static int do_errata(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[])
puts("Work-around for Erratum SERDES-A005 enabled\n");
#endif
#if defined(CONFIG_SYS_P4080_ERRATUM_CPU22)
puts("Work-around for Erratum CPU22 enabled\n");
if (SVR_MAJ(svr) < 3)
puts("Work-around for Erratum CPU22 enabled\n");
#endif
#if defined(CONFIG_SYS_FSL_ERRATUM_CPU_A003999)
puts("Work-around for Erratum CPU-A003999 enabled\n");

8
arch/powerpc/cpu/mpc85xx/cpu_init.c
View file

@ -309,9 +309,11 @@ int cpu_init_r(void)
#endif
#if defined(CONFIG_SYS_P4080_ERRATUM_CPU22)
flush_dcache();
mtspr(L1CSR2, (mfspr(L1CSR2) | L1CSR2_DCWS));
sync();
if (SVR_MAJ(svr) < 3) {
flush_dcache();
mtspr(L1CSR2, (mfspr(L1CSR2) | L1CSR2_DCWS));
sync();
}
#endif
puts ("L2: ");

8
arch/powerpc/cpu/mpc85xx/release.S
View file

@ -144,9 +144,17 @@ __secondary_start_page:
#endif
#if defined(CONFIG_SYS_P4080_ERRATUM_CPU22)
/* apply to P4080 rev 1 and rev 2 */
mfspr r3,SPRN_SVR
rlwinm r3,r3,0,0xf0
li r4,0x30
cmpw r3,r4
bge 2f
mfspr r8,L1CSR2
oris r8,r8,(L1CSR2_DCWS)@h
mtspr L1CSR2,r8
2:
#endif
#ifdef CONFIG_BACKSIDE_L2_CACHE