GitHub-Mirror/u-boot
2
0
Fork 0
mirror of https://github.com/Fishwaldo/u-boot.git synced 2025-03-20 22:21:41 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

ARM: keystone2: Refactor MSMC macros to avoid #ifdeffery

Browse source 
MSMC segment Privilege ID is not consistent accross the keystone2 SoCs.
As the first step to ensure complete SoC wide coherency setup, lets
refactor the macros to remove the #if-deffery around the code which
obfuscates which IDs are actually enabled for which SoC.

As a result of this change the PCIe configuration is moved after the
msmc configuration is complete, but that should ideally have no
functional impact.

Signed-off-by: Nishanth Menon <nm@ti.com>
Reviewed-by: Lokesh Vutla <lokeshvutla@ti.com>
Reviewed-by: Tom Rini <trini@konsulko.com>
This commit is contained in:
Nishanth Menon 2016-03-23 10:14:18 -05:00 • committed by Tom Rini
parent e320f0bc9b
commit 1f807a9f32
4 changed files with 53 additions and 23 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
arch/arm/mach-keystone/include/mach/hardware-k2e.h
View file

@ -34,9 +34,6 @@
#define KS2_LPSC_PCIE_1 27 #define KS2_LPSC_PCIE_1 27
#define KS2_LPSC_XGE 50 #define KS2_LPSC_XGE 50
/* MSMC */
#define KS2_MSMC_SEGMENT_PCIE1 13
/* Chip Interrupt Controller */ /* Chip Interrupt Controller */
#define KS2_CIC2_DDR3_ECC_IRQ_NUM -1 /* not defined in K2E */ #define KS2_CIC2_DDR3_ECC_IRQ_NUM -1 /* not defined in K2E */
#define KS2_CIC2_DDR3_ECC_CHAN_NUM -1 /* not defined in K2E */ #define KS2_CIC2_DDR3_ECC_CHAN_NUM -1 /* not defined in K2E */

3
arch/arm/mach-keystone/include/mach/hardware-k2l.h
View file

@ -53,9 +53,6 @@
#define KS2_LPSC_FFTC_B 49 #define KS2_LPSC_FFTC_B 49
#define KS2_LPSC_IQN_AIL 50 #define KS2_LPSC_IQN_AIL 50
/* MSMC */
#define KS2_MSMC_SEGMENT_PCIE1 14
/* Chip Interrupt Controller */ /* Chip Interrupt Controller */
#define KS2_CIC2_DDR3_ECC_IRQ_NUM 0x0D3 #define KS2_CIC2_DDR3_ECC_IRQ_NUM 0x0D3
#define KS2_CIC2_DDR3_ECC_CHAN_NUM 0x01D #define KS2_CIC2_DDR3_ECC_CHAN_NUM 0x01D

27
arch/arm/mach-keystone/include/mach/hardware.h
View file

@ -215,16 +215,23 @@ typedef volatile unsigned int *dv_reg_p;
/* MSMC control */ /* MSMC control */
#define KS2_MSMC_CTRL_BASE 0x0bc00000 #define KS2_MSMC_CTRL_BASE 0x0bc00000
#define KS2_MSMC_DATA_BASE 0x0c000000 #define KS2_MSMC_DATA_BASE 0x0c000000
#ifndef CONFIG_SOC_K2G
#define KS2_MSMC_SEGMENT_TETRIS 8 /* KS2 HK/L/E MSMC PRIVIDs for MSMC2 */
#define KS2_MSMC_SEGMENT_NETCP 9 #define K2HKLE_MSMC_SEGMENT_ARM 8
#define KS2_MSMC_SEGMENT_QM_PDSP 10 #define K2HKLE_MSMC_SEGMENT_NETCP 9
#define KS2_MSMC_SEGMENT_PCIE0 11 #define K2HKLE_MSMC_SEGMENT_QM_PDSP 10
#else #define K2HKLE_MSMC_SEGMENT_PCIE0 11
#define KS2_MSMC_SEGMENT_TETRIS 1
#define KS2_MSMC_SEGMENT_NETCP 4 /* K2L specific Privilege ID Settings */
#define KS2_MSMC_SEGMENT_PCIE0 5 #define K2L_MSMC_SEGMENT_PCIE1 14
#endif
/* K2E specific Privilege ID Settings */
#define K2E_MSMC_SEGMENT_PCIE1 13
/* K2G specific Privilege ID Settings */
#define K2G_MSMC_SEGMENT_ARM 1
#define K2G_MSMC_SEGMENT_NSS 4
#define K2G_MSMC_SEGMENT_PCIE 5
/* MSMC segment size shift bits */ /* MSMC segment size shift bits */
#define KS2_MSMC_SEG_SIZE_SHIFT 12 #define KS2_MSMC_SEG_SIZE_SHIFT 12

43
arch/arm/mach-keystone/init.c
View file

@ -96,22 +96,51 @@ static void config_pcie_mode(int pcie_port, enum pci_mode mode)
__raw_writel(val, KS2_DEVCFG); __raw_writel(val, KS2_DEVCFG);
} }
static void msmc_k2hkle_common_setup(void)
{
msmc_share_all_segments(K2HKLE_MSMC_SEGMENT_ARM);
msmc_share_all_segments(K2HKLE_MSMC_SEGMENT_NETCP);
#ifdef KS2_MSMC_SEGMENT_QM_PDSP
msmc_share_all_segments(K2HKLE_MSMC_SEGMENT_QM_PDSP);
#endif
msmc_share_all_segments(K2HKLE_MSMC_SEGMENT_PCIE0);
}
static inline void msmc_k2l_setup(void)
{
msmc_share_all_segments(K2L_MSMC_SEGMENT_PCIE1);
}
static inline void msmc_k2e_setup(void)
{
msmc_share_all_segments(K2E_MSMC_SEGMENT_PCIE1);
}
static inline void msmc_k2g_setup(void)
{
msmc_share_all_segments(K2G_MSMC_SEGMENT_ARM);
msmc_share_all_segments(K2G_MSMC_SEGMENT_NSS);
msmc_share_all_segments(K2G_MSMC_SEGMENT_PCIE);
}
int arch_cpu_init(void) int arch_cpu_init(void)
{ {
chip_configuration_unlock(); chip_configuration_unlock();
icache_enable(); icache_enable();
msmc_share_all_segments(KS2_MSMC_SEGMENT_TETRIS); if (cpu_is_k2g()) {
msmc_share_all_segments(KS2_MSMC_SEGMENT_NETCP); msmc_k2g_setup();
#ifdef KS2_MSMC_SEGMENT_QM_PDSP } else {
msmc_share_all_segments(KS2_MSMC_SEGMENT_QM_PDSP); msmc_k2hkle_common_setup();
#endif if (cpu_is_k2e())
msmc_share_all_segments(KS2_MSMC_SEGMENT_PCIE0); msmc_k2e_setup();
else if (cpu_is_k2l())
msmc_k2l_setup();
}
/* Initialize the PCIe-0 to work as Root Complex */ /* Initialize the PCIe-0 to work as Root Complex */
config_pcie_mode(0, ROOTCOMPLEX); config_pcie_mode(0, ROOTCOMPLEX);
#if defined(CONFIG_SOC_K2E) || defined(CONFIG_SOC_K2L) #if defined(CONFIG_SOC_K2E) || defined(CONFIG_SOC_K2L)
msmc_share_all_segments(KS2_MSMC_SEGMENT_PCIE1);
/* Initialize the PCIe-1 to work as Root Complex */ /* Initialize the PCIe-1 to work as Root Complex */
config_pcie_mode(1, ROOTCOMPLEX); config_pcie_mode(1, ROOTCOMPLEX);
#endif #endif