GitHub-Mirror/u-boot
2
0
Fork 0
mirror of https://github.com/Fishwaldo/u-boot.git synced 2025-03-21 06:31:31 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

fsl-ddr: change the default burst mode for DDR3

Browse source 
For 64B cacheline SoC, set the fixed 8-beat burst len,
for 32B cacheline SoC, set the On-The-Fly as default.

Signed-off-by: Dave Liu <daveliu@freescale.com>
This commit is contained in:
Dave Liu 2010-03-05 12:22:00 +08:00 • committed by Kumar Gala
parent ec145e87b8
commit 22c9de064a
1 changed files with 10 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

14
cpu/mpc8xxx/ddr/options.c
View file

@ -1,9 +1,10 @@
/* /*
* Copyright 2008 Freescale Semiconductor, Inc. * Copyright 2008, 2010 Freescale Semiconductor, Inc.
* *
* This program is free software; you can redistribute it and/or * This program is free software; you can redistribute it and/or modify it
* modify it under the terms of the GNU General Public License * under the terms of the GNU General Public License as published by the Free
* Version 2 as published by the Free Software Foundation. * Software Foundation; either version 2 of the License, or (at your option)
* any later version.
*/ */
#include <common.h> #include <common.h>
@ -109,8 +110,13 @@ unsigned int populate_memctl_options(int all_DIMMs_registered,
/* Choose burst length. */ /* Choose burst length. */
#if defined(CONFIG_FSL_DDR3) #if defined(CONFIG_FSL_DDR3)
#if defined(CONFIG_E500MC)
popts->OTF_burst_chop_en = 0; /* on-the-fly burst chop disable */
popts->burst_length = DDR_BL8; /* Fixed 8-beat burst len */
#else
popts->OTF_burst_chop_en = 1; /* on-the-fly burst chop */ popts->OTF_burst_chop_en = 1; /* on-the-fly burst chop */
popts->burst_length = DDR_OTF; /* on-the-fly BC4 and BL8 */ popts->burst_length = DDR_OTF; /* on-the-fly BC4 and BL8 */
#endif
#else #else
popts->burst_length = DDR_BL4; /* has to be 4 for DDR2 */ popts->burst_length = DDR_BL4; /* has to be 4 for DDR2 */
#endif #endif