GitHub-Mirror/u-boot
2
0
Fork 0
mirror of https://github.com/Fishwaldo/u-boot.git synced 2025-03-20 22:21:41 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

net: fec: do not access reserved register for i.MX8M

Browse source 
The MIB RAM and FIFO receive start register does not exist on
i.MX8M. Accessing these register will cause system hang.

Signed-off-by: Peng Fan <peng.fan@nxp.com>
Acked-by: Joe Hershberger <joe.hershberger@ni.com>
Reviewed-by: Stefano Babic <sbabic@denx.de>
Reviewed-by: Fabio Estevam <fabio.estevam@nxp.com>
Reviewed-by: Stefano Babic <sbabic@denx.de>
This commit is contained in:
Peng Fan 2018-01-10 13:20:43 +08:00 • committed by Stefano Babic
parent 8953d86664
commit 238a53c710
1 changed files with 2 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
drivers/net/fec_mxc.c
View file

@ -562,8 +562,8 @@ static int fec_init(struct eth_device *dev, bd_t *bd)
writel(0x00000000, &fec->eth->gaddr1); writel(0x00000000, &fec->eth->gaddr1);
writel(0x00000000, &fec->eth->gaddr2); writel(0x00000000, &fec->eth->gaddr2);
/* Do not access reserved register for i.MX6UL */ /* Do not access reserved register */
if (!is_mx6ul() && !is_mx6ull()) { if (!is_mx6ul() && !is_mx6ull() && !is_mx8m()) {
/* clear MIB RAM */ /* clear MIB RAM */
for (i = mib_ptr; i <= mib_ptr + 0xfc; i += 4) for (i = mib_ptr; i <= mib_ptr + 0xfc; i += 4)
writel(0, i); writel(0, i);