GitHub-Mirror/u-boot
2
0
Fork 0
mirror of https://github.com/Fishwaldo/u-boot.git synced 2025-04-01 20:11:32 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

ram: rk3399: Update lpddr4 mode_sel based on io settings

Browse source 
The mode_sel on lpddr4 value is depending on IO settings
of rd_vref.

Add support for it.

Signed-off-by: Jagan Teki <jagan@amarulasolutions.com>
Signed-off-by: YouMin Chen <cym@rock-chips.com>
This commit is contained in:
Jagan Teki 2019-07-16 17:27:27 +05:30 • committed by Kever Yang
parent 95be76eb5c
commit 274c33737b
1 changed files with 5 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

7
drivers/ram/rockchip/sdram_rk3399.c
View file

@ -347,7 +347,7 @@ static int phy_io_config(const struct chan_info *chan,
u32 drv_value, odt_value; u32 drv_value, odt_value;
u32 speed; u32 speed;
/* vref setting */ /* vref setting & mode setting */
if (params->base.dramtype == LPDDR4) { if (params->base.dramtype == LPDDR4) {
struct io_setting *io = lpddr4_get_io_settings(params, mr5); struct io_setting *io = lpddr4_get_io_settings(params, mr5);
u32 rd_vref = io->rd_vref * 1000; u32 rd_vref = io->rd_vref * 1000;
@ -355,15 +355,18 @@ static int phy_io_config(const struct chan_info *chan,
if (rd_vref < 36700) { if (rd_vref < 36700) {
/* MODE_LV[2:0] = LPDDR4 (Range 2)*/ /* MODE_LV[2:0] = LPDDR4 (Range 2)*/
vref_mode_dq = 0x7; vref_mode_dq = 0x7;
/* MODE[2:0]= LPDDR4 Range 2(0.4*VDDQ) */
mode_sel = 0x5;
vref_value_dq = (rd_vref - 3300) / 521; vref_value_dq = (rd_vref - 3300) / 521;
} else { } else {
/* MODE_LV[2:0] = LPDDR4 (Range 1)*/ /* MODE_LV[2:0] = LPDDR4 (Range 1)*/
vref_mode_dq = 0x6; vref_mode_dq = 0x6;
/* MODE[2:0]= LPDDR4 Range 1(0.33*VDDQ) */
mode_sel = 0x4;
vref_value_dq = (rd_vref - 15300) / 521; vref_value_dq = (rd_vref - 15300) / 521;
} }
vref_mode_ac = 0x6; vref_mode_ac = 0x6;
vref_value_ac = 0x1f; vref_value_ac = 0x1f;
mode_sel = 0x6;
} else if (params->base.dramtype == LPDDR3) { } else if (params->base.dramtype == LPDDR3) {
if (params->base.odt == 1) { if (params->base.odt == 1) {
vref_mode_dq = 0x5; /* LPDDR3 ODT */ vref_mode_dq = 0x5; /* LPDDR3 ODT */