GitHub-Mirror/u-boot
2
0
Fork 0
mirror of https://github.com/Fishwaldo/u-boot.git synced 2025-06-28 09:31:32 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

MPC85xx: Load and enable QE microcode patch in IRAM

Browse source 
For the silicon which doesn't have ROM support in QE, it always needs to load
a pre-built ucode binary to IRAM so that QE can work.

Signed-off-by: Haiying Wang <Haiying.Wang@freescale.com>
Signed-off-by: Hillel Avni <Hillel.Avni@freescale.com>
This commit is contained in:
Haiying Wang 2009-03-26 17:01:49 -04:00 • committed by Kumar Gala
parent 1b3e4044a2
commit 2d4de6ae5b
2 changed files with 10 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

9
drivers/qe/qe.c
View file

@ -161,6 +161,15 @@ void qe_init(uint qe_base)
/* Init the QE IMMR base */ /* Init the QE IMMR base */
qe_immr = (qe_map_t *)qe_base; qe_immr = (qe_map_t *)qe_base;
#ifdef CONFIG_SYS_QE_FW_ADDR
/* Upload microcode to IRAM for those SOCs which do not have ROM in QE.
*/
qe_upload_firmware((const struct qe_firmware *) CONFIG_SYS_QE_FW_ADDR);
/* enable the microcode in IRAM */
out_be32(&qe_immr->iram.iready,QE_IRAM_READY);
#endif
gd->mp_alloc_base = QE_DATAONLY_BASE; gd->mp_alloc_base = QE_DATAONLY_BASE;
gd->mp_alloc_top = gd->mp_alloc_base + QE_DATAONLY_SIZE; gd->mp_alloc_top = gd->mp_alloc_base + QE_DATAONLY_SIZE;

1
drivers/qe/qe.h
View file

@ -230,6 +230,7 @@ typedef enum qe_clock {
/* I-RAM */ /* I-RAM */
#define QE_IRAM_IADD_AIE 0x80000000 /* Auto Increment Enable */ #define QE_IRAM_IADD_AIE 0x80000000 /* Auto Increment Enable */
#define QE_IRAM_IADD_BADDR 0x00080000 /* Base Address */ #define QE_IRAM_IADD_BADDR 0x00080000 /* Base Address */
#define QE_IRAM_READY 0x80000000
/* Structure that defines QE firmware binary files. /* Structure that defines QE firmware binary files.
* *