GitHub-Mirror/u-boot
2
0
Fork 0
mirror of https://github.com/Fishwaldo/u-boot.git synced 2025-03-21 22:51:37 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

armv8: Remove dependency of SERDES for LSCH2 and LSCH3

Browse source 
Remove dependency of SYS_HAS_SERDES for Layerscape Chasis 2 and
Layerscape Chasis 3.

Signed-off-by: Sriram Dash <sriram.dash@nxp.com>
Reviewed-by: York Sun <york.sun@nxp.com>
This commit is contained in:
Sriram Dash 2018-01-30 15:58:44 +05:30 • committed by York Sun
parent ccd6849031
commit 30cf7f818d
1 changed files with 10 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

14
arch/arm/cpu/armv8/fsl-layerscape/Kconfig
View file

@ -3,6 +3,8 @@ config ARCH_LS1012A
select ARMV8_SET_SMPEN select ARMV8_SET_SMPEN
select ARM_ERRATA_855873 select ARM_ERRATA_855873
select FSL_LSCH2 select FSL_LSCH2
select SYS_FSL_SRDS_1
select SYS_HAS_SERDES
select SYS_FSL_DDR_BE select SYS_FSL_DDR_BE
select SYS_FSL_MMDC select SYS_FSL_MMDC
select SYS_FSL_ERRATUM_A010315 select SYS_FSL_ERRATUM_A010315
@ -19,6 +21,8 @@ config ARCH_LS1043A
select ARMV8_SET_SMPEN select ARMV8_SET_SMPEN
select ARM_ERRATA_855873 select ARM_ERRATA_855873
select FSL_LSCH2 select FSL_LSCH2
select SYS_FSL_SRDS_1
select SYS_HAS_SERDES
select SYS_FSL_DDR select SYS_FSL_DDR
select SYS_FSL_DDR_BE select SYS_FSL_DDR_BE
select SYS_FSL_DDR_VER_50 select SYS_FSL_DDR_VER_50
@ -45,6 +49,8 @@ config ARCH_LS1046A
bool bool
select ARMV8_SET_SMPEN select ARMV8_SET_SMPEN
select FSL_LSCH2 select FSL_LSCH2
select SYS_FSL_SRDS_1
select SYS_HAS_SERDES
select SYS_FSL_DDR select SYS_FSL_DDR
select SYS_FSL_DDR_BE select SYS_FSL_DDR_BE
select SYS_FSL_DDR_VER_50 select SYS_FSL_DDR_VER_50
@ -72,6 +78,8 @@ config ARCH_LS1088A
select ARMV8_SET_SMPEN select ARMV8_SET_SMPEN
select ARM_ERRATA_855873 select ARM_ERRATA_855873
select FSL_LSCH3 select FSL_LSCH3
select SYS_FSL_SRDS_1
select SYS_HAS_SERDES
select SYS_FSL_DDR select SYS_FSL_DDR
select SYS_FSL_DDR_LE select SYS_FSL_DDR_LE
select SYS_FSL_DDR_VER_50 select SYS_FSL_DDR_VER_50
@ -105,6 +113,8 @@ config ARCH_LS2080A
select ARM_ERRATA_829520 select ARM_ERRATA_829520
select ARM_ERRATA_833471 select ARM_ERRATA_833471
select FSL_LSCH3 select FSL_LSCH3
select SYS_FSL_SRDS_1
select SYS_HAS_SERDES
select SYS_FSL_DDR select SYS_FSL_DDR
select SYS_FSL_DDR_LE select SYS_FSL_DDR_LE
select SYS_FSL_DDR_VER_50 select SYS_FSL_DDR_VER_50
@ -142,13 +152,9 @@ config FSL_LSCH2
select SYS_FSL_HAS_SEC select SYS_FSL_HAS_SEC
select SYS_FSL_SEC_COMPAT_5 select SYS_FSL_SEC_COMPAT_5
select SYS_FSL_SEC_BE select SYS_FSL_SEC_BE
select SYS_FSL_SRDS_1
select SYS_HAS_SERDES
config FSL_LSCH3 config FSL_LSCH3
bool bool
select SYS_FSL_SRDS_1
select SYS_HAS_SERDES
config FSL_MC_ENET config FSL_MC_ENET
bool "Management Complex network" bool "Management Complex network"