mirror of
https://github.com/Fishwaldo/u-boot.git
synced 2025-03-21 14:41:31 +00:00
include/s3c24x0.h: fix S3C24X0_SPI_CHANNEL declaration
The SPI controller on the S3C24X0 has 8 bit registers, not 32 bit. Signed-off-by: Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com> Signed-off-by: Wolfgang Denk <wd@denx.de>
This commit is contained in:
parent
a794f59a75
commit
30fc5cd311
1 changed files with 14 additions and 8 deletions
|
@ -550,14 +550,20 @@ typedef struct {
|
|||
|
||||
/* SPI (see manual chapter 22) */
|
||||
typedef struct {
|
||||
S3C24X0_REG32 SPCON;
|
||||
S3C24X0_REG32 SPSTA;
|
||||
S3C24X0_REG32 SPPIN;
|
||||
S3C24X0_REG32 SPPRE;
|
||||
S3C24X0_REG32 SPTDAT;
|
||||
S3C24X0_REG32 SPRDAT;
|
||||
S3C24X0_REG32 res[2];
|
||||
} __attribute__((__packed__)) S3C24X0_SPI_CHANNEL;
|
||||
S3C24X0_REG8 SPCON;
|
||||
S3C24X0_REG8 res1[3];
|
||||
S3C24X0_REG8 SPSTA;
|
||||
S3C24X0_REG8 res2[3];
|
||||
S3C24X0_REG8 SPPIN;
|
||||
S3C24X0_REG8 res3[3];
|
||||
S3C24X0_REG8 SPPRE;
|
||||
S3C24X0_REG8 res4[3];
|
||||
S3C24X0_REG8 SPTDAT;
|
||||
S3C24X0_REG8 res5[3];
|
||||
S3C24X0_REG8 SPRDAT;
|
||||
S3C24X0_REG8 res6[3];
|
||||
S3C24X0_REG8 res7[16];
|
||||
} /*__attribute__((__packed__))*/ S3C24X0_SPI_CHANNEL;
|
||||
|
||||
typedef struct {
|
||||
S3C24X0_SPI_CHANNEL ch[S3C24X0_SPI_CHANNELS];
|
||||
|
|
Loading…
Add table
Reference in a new issue