GitHub-Mirror/u-boot
2
0
Fork 0
mirror of https://github.com/Fishwaldo/u-boot.git synced 2025-06-05 22:31:36 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

dt-bindings: memory: ns3: add ddr memory definition

Browse source 
Add ddr memory definitions.

Signed-off-by: Rayagonda Kokatanur <rayagonda.kokatanur@broadcom.com>
Reviewed-by: Simon Glass <sjg@chromium.org>
This commit is contained in:
Rayagonda Kokatanur 2020-07-15 22:49:03 +05:30 • committed by Tom Rini
parent 3683df97df
commit 3edecba784
1 changed files with 30 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

31
include/dt-bindings/memory/bcm-ns3-mc.h
View file

@ -7,7 +7,8 @@
#define DT_BINDINGS_BCM_NS3_MC_H #define DT_BINDINGS_BCM_NS3_MC_H
/* /*
* Reserved Memory Map : SHMEM & TZDRAM. * +--------+----------+ 0x8b000000
* | NITRO CRASH DUMP | 32MB
* +--------+----------+ 0x8d000000 * +--------+----------+ 0x8d000000
* | SHMEM (NS) | 16 MB * | SHMEM (NS) | 16 MB
* +-------------------+ 0x8e000000 * +-------------------+ 0x8e000000
@ -20,6 +21,10 @@
* +-------------------+ 0x8f100000 * +-------------------+ 0x8f100000
*/ */
#define BCM_NS3_MEM_NITRO_CRASH_START 0x8ae00000
#define BCM_NS3_MEM_NITRO_CRASH_LEN 0x21fffff
#define BCM_NS3_MEM_NITRO_CRASH_SIZE 0x2200000
#define BCM_NS3_MEM_SHARE_START 0x8d000000 #define BCM_NS3_MEM_SHARE_START 0x8d000000
#define BCM_NS3_MEM_SHARE_LEN 0x020fffff #define BCM_NS3_MEM_SHARE_LEN 0x020fffff
@ -31,4 +36,28 @@
#define BCM_NS3_MEM_CRMU_PT_START 0x880000000 #define BCM_NS3_MEM_CRMU_PT_START 0x880000000
#define BCM_NS3_MEM_CRMU_PT_LEN 0x200000 #define BCM_NS3_MEM_CRMU_PT_LEN 0x200000
/* default memory starting address and length */
#define BCM_NS3_MEM_START 0x80000000UL
#define BCM_NS3_MEM_LEN 0x80000000UL
#define BCM_NS3_MEM_END (BCM_NS3_MEM_START + BCM_NS3_MEM_LEN)
/* memory starting address and length for BANK_1 */
#define BCM_NS3_BANK_1_MEM_START 0x880000000UL
#define BCM_NS3_BANK_1_MEM_LEN 0x180000000UL
/* memory layout information */
#define BCM_NS3_DDR_INFO_BASE 0x8f220000
#define BCM_NS3_DDR_INFO_RSVD_LEN 0x1000
#define BCM_NS3_DDR_INFO_LEN 73
#define BCM_NS3_DDR_INFO_SIG 0x42434d44
#define BCM_NS3_MAX_NR_BANKS 4
#define BCM_NS3_GIC_LPI_BASE 0x8ad70000
#define BCM_NS3_MEM_RSVE_START BCM_NS3_GIC_LPI_BASE
#define BCM_NS3_MEM_RSVE_END ((BCM_NS3_MEM_ELOG_START + \
BCM_NS3_MEM_ELOG_LEN) - \
BCM_NS3_MEM_RSVE_START)
#define BCM_NS3_CRMU_PGT_START 0x880000000UL
#define BCM_NS3_CRMU_PGT_SIZE 0x100000
#endif #endif