mirror of
https://github.com/Fishwaldo/u-boot.git
synced 2025-06-27 17:12:03 +00:00
powerpc: P1017: Drop configuration for P1017
P1017 is a single-core version of P1023. There is no P1017 target configured. Drop related macros. P1017 SoC is still supported. Signed-off-by: York Sun <york.sun@nxp.com>
This commit is contained in:
parent
46d9fc0bb7
commit
41c7b7b132
5 changed files with 4 additions and 23 deletions
|
@ -74,7 +74,6 @@ obj-$(CONFIG_ARCH_MPC8569) += mpc8569_serdes.o
|
|||
obj-$(CONFIG_ARCH_MPC8572) += mpc8572_serdes.o
|
||||
obj-$(CONFIG_ARCH_P1010) += p1010_serdes.o
|
||||
obj-$(CONFIG_ARCH_P1011) += p1021_serdes.o
|
||||
obj-$(CONFIG_P1017) += p1023_serdes.o
|
||||
obj-$(CONFIG_P1020) += p1021_serdes.o
|
||||
obj-$(CONFIG_P1021) += p1021_serdes.o
|
||||
obj-$(CONFIG_ARCH_P1022) += p1022_serdes.o
|
||||
|
|
|
@ -183,23 +183,6 @@
|
|||
#define CONFIG_SYS_FSL_ERRATUM_A004508
|
||||
#define CONFIG_SYS_FSL_ERRATUM_A005125
|
||||
|
||||
/* P1017 is single core version of P1023 */
|
||||
#elif defined(CONFIG_P1017)
|
||||
#define CONFIG_MAX_CPUS 1
|
||||
#define CONFIG_SYS_FSL_NUM_LAWS 12
|
||||
#define CONFIG_SYS_FSL_SEC_COMPAT 4
|
||||
#define CONFIG_SYS_NUM_FMAN 1
|
||||
#define CONFIG_SYS_NUM_FM1_DTSEC 2
|
||||
#define CONFIG_NUM_DDR_CONTROLLERS 1
|
||||
#define CONFIG_USB_MAX_CONTROLLER_COUNT 1
|
||||
#define CONFIG_SYS_QMAN_NUM_PORTALS 3
|
||||
#define CONFIG_SYS_BMAN_NUM_PORTALS 3
|
||||
#define CONFIG_SYS_FM_MURAM_SIZE 0x10000
|
||||
#define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2"
|
||||
#define CONFIG_SYS_CCSRBAR_DEFAULT 0xff600000
|
||||
#define CONFIG_SYS_FSL_ERRATUM_A004508
|
||||
#define CONFIG_SYS_FSL_ERRATUM_A005125
|
||||
|
||||
#elif defined(CONFIG_P1020)
|
||||
#define CONFIG_MAX_CPUS 2
|
||||
#define CONFIG_SYS_FSL_NUM_LAWS 12
|
||||
|
|
|
@ -2150,7 +2150,7 @@ typedef struct ccsr_gur {
|
|||
#define PORBMSR_ROMLOC_NOR 0xf
|
||||
u32 porimpscr; /* POR I/O impedance status & control */
|
||||
u32 pordevsr; /* POR I/O device status regsiter */
|
||||
#if defined(CONFIG_P1017) || defined(CONFIG_ARCH_P1023)
|
||||
#if defined(CONFIG_ARCH_P1023)
|
||||
#define MPC85xx_PORDEVSR_SGMII1_DIS 0x10000000
|
||||
#define MPC85xx_PORDEVSR_SGMII2_DIS 0x08000000
|
||||
#define MPC85xx_PORDEVSR_TSEC1_PRTC 0x02000000
|
||||
|
@ -2165,7 +2165,7 @@ typedef struct ccsr_gur {
|
|||
#if defined(CONFIG_ARCH_P1022)
|
||||
#define MPC85xx_PORDEVSR_IO_SEL 0x007c0000
|
||||
#define MPC85xx_PORDEVSR_IO_SEL_SHIFT 18
|
||||
#elif defined(CONFIG_P1017) || defined(CONFIG_ARCH_P1023)
|
||||
#elif defined(CONFIG_ARCH_P1023)
|
||||
#define MPC85xx_PORDEVSR_IO_SEL 0x00600000
|
||||
#define MPC85xx_PORDEVSR_IO_SEL_SHIFT 21
|
||||
#else
|
||||
|
@ -2268,7 +2268,7 @@ typedef struct ccsr_gur {
|
|||
#define MPC85xx_PMUXCR_CAN2_TDM 0x00000002
|
||||
#define MPC85xx_PMUXCR_CAN2_RES 0x00000003
|
||||
#endif
|
||||
#if defined(CONFIG_P1017) || defined(CONFIG_ARCH_P1023)
|
||||
#if defined(CONFIG_ARCH_P1023)
|
||||
#define MPC85xx_PMUXCR_TSEC1_1 0x10000000
|
||||
#else
|
||||
#define MPC85xx_PMUXCR_SD_DATA 0x80000000
|
||||
|
|
|
@ -17,7 +17,6 @@ obj-$(CONFIG_SYS_FMAN_V3) += memac_phy.o
|
|||
obj-$(CONFIG_SYS_FMAN_V3) += memac.o
|
||||
|
||||
# SoC specific SERDES support
|
||||
obj-$(CONFIG_P1017) += p1023.o
|
||||
obj-$(CONFIG_ARCH_P1023) += p1023.o
|
||||
# The P204x, P304x, and P5020 are the same
|
||||
obj-$(CONFIG_PPC_P2041) += p5020.o
|
||||
|
|
|
@ -88,7 +88,7 @@ struct fm_port_global_pram {
|
|||
#define PRAM_MODE_GLOBAL 0x20000000
|
||||
#define PRAM_MODE_GRACEFUL_STOP 0x00800000
|
||||
|
||||
#if defined(CONFIG_P1017) || defined(CONFIG_ARCH_P1023)
|
||||
#if defined(CONFIG_ARCH_P1023)
|
||||
#define FM_FREE_POOL_SIZE 0x2000 /* 8K bytes */
|
||||
#else
|
||||
#define FM_FREE_POOL_SIZE 0x20000 /* 128K bytes */
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue