GitHub-Mirror/u-boot
2
0
Fork 0
mirror of https://github.com/Fishwaldo/u-boot.git synced 2025-03-29 18:41:30 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

x86: coreboot: Tell u-boot about PCI bus 0 when initializing

Browse source 
U-boot needs a host controller or "hose" to interact with the PCI busses
behind them. This change installs a host controller during initialization of
the coreboot "board" which implements some of X86's basic PCI semantics. This
relies on some existing generic code, but also duplicates a little bit of code
from the sc520 implementation. Ideally we'd eliminate that duplication at some
point.

It looks like in order to scan buses beyond bus 0, we'll need to tell u-boot's
generic PCI configuration code what to do if it encounters a bridge,
specifically to scan the bus on the other side of it.

Signed-off-by: Gabe Black <gabeblack@chromium.org>
Signed-off-by: Simon Glass <sjg@chromium.org>
Acked-by: Graeme Russ <graeme.russ@gmail.com>
This commit is contained in:
Gabe Black 2012-10-10 13:12:57 +00:00 • committed by Simon Glass
parent badcb343d7
commit 452f50f7cf
2 changed files with 16 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

15
arch/x86/cpu/coreboot/pci.c
View file

@ -25,6 +25,21 @@
* MA 02111-1307 USA
*/
#include <common.h>
#include <pci.h>
#include <asm/pci.h>
static struct pci_controller coreboot_hose;
void pci_init_board(void)
{
coreboot_hose.first_busno = 0;
coreboot_hose.last_busno = 0xff;
coreboot_hose.region_count = 0;
pci_setup_type1(&coreboot_hose);
pci_register_hose(&coreboot_hose);
coreboot_hose.last_busno = pci_hose_scan(&coreboot_hose);
}

2
arch/x86/include/asm/pci.h
View file

@ -24,7 +24,7 @@
*/
#ifndef _PCI_I386_H_
#define _PCI_I386_H_ 1
#define _PCI_I386_H_
#define DEFINE_PCI_DEVICE_TABLE(_table) \
const struct pci_device_id _table[]