GitHub-Mirror/u-boot
2
0
Fork 0
mirror of https://github.com/Fishwaldo/u-boot.git synced 2025-07-03 04:42:40 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

muas3001: activate WDT for the muas3001 board.

Browse source 
Signed-off-by: Heiko Schocher <hs@denx.de>
This commit is contained in:
Heiko Schocher 2008-09-08 10:20:19 +02:00 • committed by Wolfgang Denk
parent a55d074dac
commit 4a02a2dca8
1 changed files with 17 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

20
include/configs/muas3001.h
View file

@ -38,6 +38,9 @@
/* Do boardspecific init */ /* Do boardspecific init */
#define CONFIG_BOARD_EARLY_INIT_R 1 #define CONFIG_BOARD_EARLY_INIT_R 1
/* enable Watchdog */
#define CONFIG_WATCHDOG 1
/* /*
* Select serial console configuration * Select serial console configuration
* *
@ -181,8 +184,6 @@
#define CONFIG_BOOTCOMMAND "run net_nfs" #define CONFIG_BOOTCOMMAND "run net_nfs"
#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */ #define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
#undef CONFIG_WATCHDOG /* disable platform specific watchdog */
/* /*
* Miscellaneous configurable options * Miscellaneous configurable options
*/ */
@ -277,10 +278,23 @@
#define CFG_HID2 0 #define CFG_HID2 0
#define CFG_SIUMCR 0x00200000 #define CFG_SIUMCR 0x00200000
#define CFG_SYPCR 0xFFFFFFC3
#define CFG_BCR 0x004c0000 #define CFG_BCR 0x004c0000
#define CFG_SCCR 0x0 #define CFG_SCCR 0x0
/*-----------------------------------------------------------------------
* SYPCR - System Protection Control 4-35
* SYPCR can only be written once after reset!
*-----------------------------------------------------------------------
* Watchdog & Bus Monitor Timer max, 60x Bus Monitor enable
*/
#if defined(CONFIG_WATCHDOG)
#define CFG_SYPCR (SYPCR_SWTC|SYPCR_BMT|SYPCR_PBME|SYPCR_LBME|\
SYPCR_SWRI|SYPCR_SWP|SYPCR_SWE)
#else
#define CFG_SYPCR (SYPCR_SWTC|SYPCR_BMT|SYPCR_PBME|SYPCR_LBME|\
SYPCR_SWRI|SYPCR_SWP)
#endif /* CONFIG_WATCHDOG */
/*----------------------------------------------------------------------- /*-----------------------------------------------------------------------
* RMR - Reset Mode Register 5-5 * RMR - Reset Mode Register 5-5
*----------------------------------------------------------------------- *-----------------------------------------------------------------------