GitHub-Mirror/u-boot
2
0
Fork 0
mirror of https://github.com/Fishwaldo/u-boot.git synced 2025-03-20 22:21:41 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

watchdog: omap_wdt: Fix WDT coding style

Browse source 
Fix obvious coding style problems, no functional change.

Signed-off-by: Marek Vasut <marex@denx.de>
Cc: Grygorii Strashko <grygorii.strashko@ti.com>
Cc: Sam Protsenko <semen.protsenko@linaro.org>
Cc: Suniel Mahesh <sunil.m@techveda.org>
Reviewed-by: Lokesh Vutla <lokeshvutla@ti.com>
Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com>
This commit is contained in:
Marek Vasut 2020-01-24 05:44:25 +01:00 • committed by Lokesh Vutla
parent 11c1af60b5
commit 4dd0593398
1 changed files with 22 additions and 22 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

44
drivers/watchdog/omap_wdt.c
View file

@ -150,24 +150,24 @@ static int omap3_wdt_reset(struct udevice *dev)
{ {
struct omap3_wdt_priv *priv = dev_get_priv(dev); struct omap3_wdt_priv *priv = dev_get_priv(dev);
/* /*
* Somebody just triggered watchdog reset and write to WTGR register * Somebody just triggered watchdog reset and write to WTGR register
* is in progress. It is resetting right now, no need to trigger it * is in progress. It is resetting right now, no need to trigger it
* again * again
*/ */
if ((readl(&priv->regs->wdtwwps)) & WDT_WWPS_PEND_WTGR) if ((readl(&priv->regs->wdtwwps)) & WDT_WWPS_PEND_WTGR)
return 0; return 0;
priv->wdt_trgr_pattern = ~(priv->wdt_trgr_pattern); priv->wdt_trgr_pattern = ~(priv->wdt_trgr_pattern);
writel(priv->wdt_trgr_pattern, &priv->regs->wdtwtgr); writel(priv->wdt_trgr_pattern, &priv->regs->wdtwtgr);
/* /*
* Don't wait for posted write to complete, i.e. don't check * Don't wait for posted write to complete, i.e. don't check
* WDT_WWPS_PEND_WTGR bit in WWPS register. There is no writes to * WDT_WWPS_PEND_WTGR bit in WWPS register. There is no writes to
* WTGR register outside of this func, and if entering it * WTGR register outside of this func, and if entering it
* we see WDT_WWPS_PEND_WTGR bit set, it means watchdog reset * we see WDT_WWPS_PEND_WTGR bit set, it means watchdog reset
* was just triggered. This prevents us from wasting time in busy * was just triggered. This prevents us from wasting time in busy
* polling of WDT_WWPS_PEND_WTGR bit. * polling of WDT_WWPS_PEND_WTGR bit.
*/ */
return 0; return 0;
} }
@ -175,7 +175,7 @@ static int omap3_wdt_stop(struct udevice *dev)
{ {
struct omap3_wdt_priv *priv = dev_get_priv(dev); struct omap3_wdt_priv *priv = dev_get_priv(dev);
/* disable watchdog */ /* disable watchdog */
writel(0xAAAA, &priv->regs->wdtwspr); writel(0xAAAA, &priv->regs->wdtwspr);
while (readl(&priv->regs->wdtwwps) != 0x0) while (readl(&priv->regs->wdtwwps) != 0x0)
; ;
@ -189,28 +189,28 @@ static int omap3_wdt_start(struct udevice *dev, u64 timeout_ms, ulong flags)
{ {
struct omap3_wdt_priv *priv = dev_get_priv(dev); struct omap3_wdt_priv *priv = dev_get_priv(dev);
u32 pre_margin = GET_WLDR_VAL(timeout_ms / 1000); u32 pre_margin = GET_WLDR_VAL(timeout_ms / 1000);
/* /*
* Make sure the watchdog is disabled. This is unfortunately required * Make sure the watchdog is disabled. This is unfortunately required
* because writing to various registers with the watchdog running has no * because writing to various registers with the watchdog running has
* effect. * no effect.
*/ */
omap3_wdt_stop(dev); omap3_wdt_stop(dev);
/* initialize prescaler */ /* initialize prescaler */
while (readl(&priv->regs->wdtwwps) & WDT_WWPS_PEND_WCLR) while (readl(&priv->regs->wdtwwps) & WDT_WWPS_PEND_WCLR)
; ;
writel(WDT_WCLR_PRE | (PTV << WDT_WCLR_PTV_OFF), &priv->regs->wdtwclr); writel(WDT_WCLR_PRE | (PTV << WDT_WCLR_PTV_OFF), &priv->regs->wdtwclr);
while (readl(&priv->regs->wdtwwps) & WDT_WWPS_PEND_WCLR) while (readl(&priv->regs->wdtwwps) & WDT_WWPS_PEND_WCLR)
; ;
/* just count up at 32 KHz */ /* just count up at 32 KHz */
while (readl(&priv->regs->wdtwwps) & WDT_WWPS_PEND_WLDR) while (readl(&priv->regs->wdtwwps) & WDT_WWPS_PEND_WLDR)
; ;
writel(pre_margin, &priv->regs->wdtwldr); writel(pre_margin, &priv->regs->wdtwldr);
while (readl(&priv->regs->wdtwwps) & WDT_WWPS_PEND_WLDR) while (readl(&priv->regs->wdtwwps) & WDT_WWPS_PEND_WLDR)
; ;
/* Sequence to enable the watchdog */ /* Sequence to enable the watchdog */
writel(0xBBBB, &priv->regs->wdtwspr); writel(0xBBBB, &priv->regs->wdtwspr);
while ((readl(&priv->regs->wdtwwps)) & WDT_WWPS_PEND_WSPR) while ((readl(&priv->regs->wdtwwps)) & WDT_WWPS_PEND_WSPR)
; ;