GitHub-Mirror/u-boot
2
0
Fork 0
mirror of https://github.com/Fishwaldo/u-boot.git synced 2025-07-22 23:05:25 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

sata: sata_mv: Fix misaligned cache warnings

Browse source 
This patch fixes the warnings about misaligned cache on Armada XP:

CACHE: Misaligned operation at range [7facb400, 7facb460]

Signed-off-by: Stefan Roese <sr@denx.de>
This commit is contained in:
Stefan Roese 2016-11-18 17:21:51 +01:00
parent 059f75d501
commit 5102af4d2f
1 changed files with 9 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

12
drivers/block/sata_mv.c
View file

@ -572,6 +572,7 @@ static int mv_ata_exec_ata_cmd(int port, struct sata_fis_h2d *cfis,
struct mv_priv *priv = (struct mv_priv *)sata_dev_desc[port].priv; struct mv_priv *priv = (struct mv_priv *)sata_dev_desc[port].priv;
struct crqb *req; struct crqb *req;
int slot; int slot;
u32 start;
if (len >= 64 * 1024) { if (len >= 64 * 1024) {
printf("We only support <64K transfers for now\n"); printf("We only support <64K transfers for now\n");
@ -628,7 +629,9 @@ static int mv_ata_exec_ata_cmd(int port, struct sata_fis_h2d *cfis,
CRQB_SECTCOUNT_COUNT_EXP_MASK; CRQB_SECTCOUNT_COUNT_EXP_MASK;
/* Flush data */ /* Flush data */
flush_dcache_range((u32)req, (u32)req + sizeof(*req)); start = (u32)req & ~(ARCH_DMA_MINALIGN - 1);
flush_dcache_range(start,
start + ALIGN(sizeof(*req), ARCH_DMA_MINALIGN));
/* Trigger operation */ /* Trigger operation */
slot = get_next_reqip(port); slot = get_next_reqip(port);
@ -643,8 +646,11 @@ static int mv_ata_exec_ata_cmd(int port, struct sata_fis_h2d *cfis,
process_responses(port); process_responses(port);
/* Invalidate data on read */ /* Invalidate data on read */
if (buffer && len) if (buffer && len) {
invalidate_dcache_range((u32)buffer, (u32)buffer + len); start = (u32)buffer & ~(ARCH_DMA_MINALIGN - 1);
invalidate_dcache_range(start,
start + ALIGN(len, ARCH_DMA_MINALIGN));
}
return len; return len;
} }